Static information storage and retrieval – Addressing – Plural blocks or banks
Reexamination Certificate
2006-04-18
2008-09-02
Auduong, Gene N. (Department: 2827)
Static information storage and retrieval
Addressing
Plural blocks or banks
C365S063000, C365S230060
Reexamination Certificate
active
07420868
ABSTRACT:
Subarrays, which constitute a memory cell array, each include a bit line driving transistor having a drain connected to a bit line, a source is connected to an interconnection having a power supply potential, and a gate is connected to a sub-bit line. The plurality of memory cells are each provided in such away that a gate is connected to a word line, a source is grounded, and whether a drain is connected to the sub-bit line or not is selected in correspondence to data to be stored. Transmission transistors each have a gate connected to the bit line, a source connected to a loading transistor section, and a drain connected to the sub-bit line.
REFERENCES:
patent: 6058065 (2000-05-01), Lattimore et al.
patent: 6920058 (2005-07-01), Morikawa
patent: 2006/0221754 (2006-10-01), Abe et al.
patent: 06176592 (1994-06-01), None
Abe Wataru
Hayashi Mitsuaki
Nakaya Shuji
Auduong Gene N.
Dickinson Wright PLLC
Matsushita Electric - Industrial Co., Ltd.
LandOfFree
Semiconductor memory device does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Semiconductor memory device, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Semiconductor memory device will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-3982513