Static information storage and retrieval – Floating gate – Particular connection
Reexamination Certificate
2005-12-29
2008-09-16
Hoang, Huan (Department: 2827)
Static information storage and retrieval
Floating gate
Particular connection
C365S185090, C365S185230
Reexamination Certificate
active
07426141
ABSTRACT:
A semiconductor memory device includes: first and second cell arrays each having electrically rewritable and non-volatile semiconductor memory cells arranged therein, the first and second cell arrays being disposed in the direction of each bit line for transferring cell data and physically independent of each other; a sense amplifier disposed between the first and second cell arrays to be common to them; and a decode circuit configured to select a memory cell in the first and second cell arrays in accordance with address assigned to the first and second cell arrays in such a way that the first and second cell arrays serve as one memory plane in logic.
REFERENCES:
patent: 5313431 (1994-05-01), Uruma et al.
patent: 5781478 (1998-07-01), Takeuchi et al.
patent: 5920507 (1999-07-01), Takeuchi et al.
patent: 6069823 (2000-05-01), Takeuchi et al.
patent: 6147911 (2000-11-01), Takeuchi et al.
patent: 6172911 (2001-01-01), Tanaka et al.
patent: 6307785 (2001-10-01), Takeuchi et al.
LandOfFree
Semiconductor memory device does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Semiconductor memory device, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Semiconductor memory device will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-3967025