Semiconductor device manufacturing: process – Making device array and selectively interconnecting
Reexamination Certificate
2006-07-18
2006-07-18
Vu, David (Department: 2818)
Semiconductor device manufacturing: process
Making device array and selectively interconnecting
C257S530000
Reexamination Certificate
active
07078273
ABSTRACT:
A semiconductor memory cell and forming method thereof utilizes a vertical select transistor to eliminate the problem of a large cell surface area in memory cells of the related art utilizing phase changes. A memory cell with a smaller surface area than the DRAM device of the related art is achieved by the present invention. Besides low power consumption during read operation, the invention also provides phase change memory having low power consumption even during write operation. Phase change memory also has stable read-out operation.
REFERENCES:
patent: 4845533 (1989-07-01), Pryor et al.
patent: 5032538 (1991-07-01), Bozler et al.
patent: 5920788 (1999-07-01), Reinberg
patent: 6087674 (2000-07-01), Ovshinsky et al.
patent: 6429449 (2002-08-01), Gonzalez et al.
patent: 6437383 (2002-08-01), Xu et al.
patent: 6737312 (2004-05-01), Moore
Stefan Lai, Tyler Lowrey, “OUM—A 180 nm Nonvolatile Memory Cell Element Technology For Stand Alone and Embedded Applications”, 2001, IEDM Technical Digest Paper, pp. 36.5.
Hanzawa Satoru
Itoh Kiyoo
Matsuoka Hideyuki
Sakata Takeshi
Terao Motoyasu
No associations
LandOfFree
Semiconductor memory cell and method of forming same does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Semiconductor memory cell and method of forming same, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Semiconductor memory cell and method of forming same will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-3567588