Semiconductor memory array with serial control/address bus

Details Semiconductor memory array with serial control/address bus Semiconductor memory array with serial control/address bus

2008-07-08

2008-07-08

Elms, Richard T. (Department: 2824)

Static information storage and retrieval

Interconnection arrangements

C365S051000, C365S221000

Reexamination Certificate

active

11226447

ABSTRACT:
A semiconductor memory array for operation in a data storage system with at least one semiconductor memory chip for the storage of user data and one memory controller for control of the at least one semiconductor memory chip includes at least one unidirectional, serial signal line bus for control and address signals connected with the memory controller, directly connecting at least one semiconductor memory chip with the memory controller and serially connecting with each other the semiconductor memory chips among each other by 1-point-to-1-point connections.

REFERENCES:
patent: 6493250 (2002-12-01), Halbert et al.
patent: 7061784 (2006-06-01), Jakobs et al.
patent: 7184360 (2007-02-01), Gregorius et al.
patent: 7224636 (2007-05-01), Jakobs et al.
patent: 2004/0160832 (2004-08-01), Janzen et al.
patent: 2005/0036349 (2005-02-01), Jakobs et al.
patent: 2006/0004953 (2006-01-01), Vogt
patent: 2006/0291263 (2006-12-01), Wallner et al.
patent: 2007/0064462 (2007-03-01), Matusui

Affiliated with

Also associated with

Rating

Semiconductor memory array with serial control/address bus does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Semiconductor memory array with serial control/address bus, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Semiconductor memory array with serial control/address bus will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-3943618