Semiconductor memory array having sublithographic spacing betwee

Details Semiconductor memory array having sublithographic spacing betwee Semiconductor memory array having sublithographic spacing betwee

1998-06-08

2000-03-07

Fears, Terrell W.

Static information storage and retrieval

Format or disposition of elements

365149, 365 63, G11C 1124

Patent

active

060348771

ABSTRACT:
Disclosed herein is an arrangement of memory cells in which the spacing between back-to-back trench capacitors is defined at less than 1 F spacing. A pure phase edge mask is used to define such trench patterns having less than 1 F spacing. The reduction in the trench-to-trench spacing results in increased separation between the trench and the near edge of the gate conductor. This increase in the trench to gate conductor spacing, in turn, permits the channel doping concentration to be decreased, with a corresponding increase in ON current to be realized. In alternative embodiments, a pure phase edge mask or a blocked phase edge mask can be used to define trench patterns in which the width of trenches is increased to form storage capacitors having higher capacitance. In such embodiments, the spacing between back-to-back trenches can be reduced, such that the total separation between the outer edges of adjacent trenches is maintained at about 3 F or less.

REFERENCES:
patent: 4803535 (1989-02-01), Taguchi
patent: 5264716 (1993-11-01), Kenney
patent: 5296729 (1994-03-01), Yamanaka et al.
patent: 5298775 (1994-03-01), Ohya
patent: 5342713 (1994-08-01), Ohtsuka et al.
patent: 5360758 (1994-11-01), Bronner et al.
patent: 5442211 (1995-08-01), Kita
patent: 5488242 (1996-01-01), Sunouchi et al.
patent: 5508541 (1996-04-01), Hieda et al.
patent: 5512767 (1996-04-01), Noble, Jr.
patent: 5514499 (1996-05-01), Iwamatsu et al.
patent: 5521407 (1996-05-01), Kohyama et al.
patent: 5538815 (1996-07-01), Oi et al.
patent: 5555520 (1996-09-01), Sudo et al.
patent: 5583069 (1996-12-01), Ahn et al.
patent: 5614431 (1997-03-01), Debrosse
patent: 5700731 (1997-12-01), Lin et al.
UK Patent Application GB2293026A, "Phase Shift Mask", Application No. 9518316.6, filed Jul. 9,1995.
Levenson, et al., "Improving Resolution in Photolithography with a Phase-Shifting Mask", IEEE Transactions on Electron Devices, vol. ED-29, No. 12, Dec. 1982.
T. Hamamoto, et al., "Well Concentration: A Novel Scaling Limitation Factor Derived from DRAM Retention Time and Its Modeling", IEEE, 1995, pp. 36.4.1-36.4.4.
I. Yang, et al., "Fabrication of back-gated complementary metal-oxide semiconductor devices using mixed and matched optical and x-ray lithographies", J. Vac. Sci. Technol. B 14(6), Nov./Dec. 1996, pp. 4024-4028.
T. Ozaki, et al., "0.228um2 Trench Cell Technologies with Bottle-Shaped Capacitor for 1Gbit DRAMs", 1995 IEEE, pp. 27.3.1-27.3.4.
J. Colinge, et al., "Silicon-On-Insulator Gate-All-Around-Device", 1990 IEEE, pp. 25.4.1-25.4.4.

Affiliated with

Also associated with

Rating

Semiconductor memory array having sublithographic spacing betwee does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Semiconductor memory array having sublithographic spacing betwee, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Semiconductor memory array having sublithographic spacing betwee will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-369049