Static information storage and retrieval – Addressing – Sync/clocking
Patent
1992-02-14
1993-12-07
LaRoche, Eugene R.
Static information storage and retrieval
Addressing
Sync/clocking
36518905, 36523008, G11C 11413
Patent
active
052688739
ABSTRACT:
A ROM apparatus includes a control circuit for controlling an output buffer to be turned into a high impedance state or an off state for a predetermined time in response to a change of an address signal. For this control circuit, a supply of data read from a wrong address of a memory to an external circuit is prohibited for a duration of a false malfunction which is caused by a precharge of digit lines.
REFERENCES:
patent: 4537147 (1986-02-01), Aoyama et al.
patent: 4982366 (1991-01-01), Takemae
LaRoche Eugene R.
NEC Corporation
Too Do Hyun
LandOfFree
Semiconductor memory apparatus does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Semiconductor memory apparatus, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Semiconductor memory apparatus will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-2020726