Semiconductor memory and method of using the same, column decode

Details Semiconductor memory and method of using the same, column decode Semiconductor memory and method of using the same, column decode

1995-09-26

1998-01-06

Lane, Jack A.

Static information storage and retrieval

Addressing

Plural blocks or banks

365 63, 36523006, 395507, 395510, 395519, 345185, G11C 506, G06F 1562

Patent

active

057062439

ABSTRACT:
In a semiconductor memory for storing image data, memory cell blocks each containing a plurality of memory cells arranged in a column direction are formed such that the plurality of memory cells belonging to each of the memory cell blocks are connected with a sub word line. The above memory cell blocks are arranged in an array. There are installed a plurality of horizontal word lines and a plurality of diagonal word lines. By selecting one of the horizontal word lines, a set of rectangular-region data of the image data is stored in the respective memory cells of the plurality of memory cell blocks placed in a given column direction. By selecting one of the diagonal word lines, sets of rectangular-region data placed in the same column are read out. Consequently, by selecting one of the horizontal word lines or one of the diagonal word lines, either or both of a set of rectangular-region data and one line of data on an image can be accessed at a high speed using a page mode cycle.

Affiliated with

Also associated with

Rating

Semiconductor memory and method of using the same, column decode does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Semiconductor memory and method of using the same, column decode, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Semiconductor memory and method of using the same, column decode will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-2335436