Static information storage and retrieval – Addressing – Sync/clocking
Reexamination Certificate
2002-05-23
2004-05-18
Nguyen, Vanthu (Department: 2824)
Static information storage and retrieval
Addressing
Sync/clocking
C365S236000
Reexamination Certificate
active
06738309
ABSTRACT:
BACKGROUND OF THE INVENTION
Field of the Invention
The present application relates to a semiconductor memory and a method for operating the semiconductor memory.
Semiconductor memories, such as dynamic random access memories (DRAMs), for example, contain a cell array and an addressing periphery, individual memory cells being disposed in the cell array. Synchronous dynamic random access memories (SDRAMs) are supplied with an external clock in order thus to ensure the synchronism of the memory with its surroundings.
Besides SDRAMs the present patent application likewise relates to static random access memories (SRAM) and to nonvolatile memories such as ROMs (Read Only Memory), EPROMs (Electrical Programmable Read Only Memory), EEPROMs (Electrical Erasable Programmable Read Only Memories) and further memories that have a latency during a read-out or require a waiting time during read-out.
A latency is usually a waiting time which elapses between the application of an addressing signal to the memory and the end of the subsequent execution of switching processes in the memory. See Infineon Data Sheet HYB25D256400/800T/AT 256-Mbit Double Data Rate SDRAM.
The associated field of the invention is described below with reference to a DRAM or an SDRAM, but is in no way restricted to the DRAM or the SDRAM. The explanation of the SDRAM serves merely to provide a better understanding of the invention.
An SDRAM chip contains a matrix of memory cells that are disposed in the form of rows and columns and are addressed by word lines and bit lines. The read-out of data from the memory cells or the writing of data to the memory cells is realized by the activation of suitable word lines and bit lines.
A memory cell of the SDRAM usually contains a transistor connected to a capacitor. The transistor is usually referred to as selection transistor, is configured as a field-effect transistor and contains, inter alia, two diffusion regions which are isolated from one another by a channel controlled by a gate. One of the diffusion regions is referred to as a drain region and the other diffusion region is referred to as a source region.
One of the diffusion regions of the transistor is connected to a bit line, the other diffusion region of the transistor is connected to a capacitor, and the gate of the transistor is connected to a word line. By the application of suitable voltages to the gate, the selection transistor is controlled in such a way that a current flow between the diffusion regions through the channel that is switched on and off.
A clock signal is usually fed to contemporary DRAM memories and so these memories are referred to as SDRAM (Synchronous Dynamic Random Access Memories). The rest of the memory modules mentioned above can likewise be embodied as clocked memories.
A typical latency of the SDRAM is the column address strobe (CAS) latency, which elapses during the read-out of an information item from the SDRAM between the switching of a command signal input (CAS signal input) of the SDRAM chip and the subsequent availability of the data read from the SDRAM memory at the data outputs of the SDRAM chip. In this case, the CAS signal input serves for registering and starting a reading process or a writing process. In clocked memories the CAS latency is usually specified in a number of clock cycles and is typically 1 or 2 or 3 or 4 or 5, fractional CAS latencies such as 2.5, for example, likewise being possible. Preferred latencies that are used are 2 or 2.5 or 3.
It is known from the prior art that the CAS latency of the SDRAM can be programmed in the SDRAM by the application of a predetermined address and predetermined data during the mode register set command from outside the SDRAM chip, the values being programmed into a mode register contained in the SDRAM chip.
SUMMARY OF THE INVENTION
It is accordingly an object of the invention to provide a semiconductor memory and a method for operating the semiconductor memory that overcome the above-mentioned is disadvantages of the prior art methods and devices of this general type, wherein a latency of the semiconductor memory can be set in a simplified manner.
With the foregoing and other objects in view there is provided, in accordance with the invention, a semiconductor memory. The memory contains a clock input for receiving a clock signal, a data output for outputting data to be read, a signal input for receiving a control signal. The control signal initiates a reading-out of the data in a manner dependent on a predetermined signal state of the control signal. A latency elapses between the predetermined signal state of the signal input and an availability of the data to be read at the data output. A measuring device is used for determining a frequency-dependent characteristic of the clock signal, the measuring device is connected to the clock input. A control circuit is provided for controlling the latency in a manner dependent on the frequency-dependent characteristic.
With regard to the semiconductor memory, the object is achieved by the semiconductor memory having the clock input at which the clock signal can be fed in, the data output at which data that are to be read from the semiconductor memory can be provided, and the signal input, at which the control signal can be fed in in order to initiate a read-out of the data in a manner dependent on a predetermined signal state of the control signal. A latency elapsing between the predetermined signal state of the signal input and the availability of the data to be read at the data output. A measuring device is provided, which can be used to determine a frequency-dependent characteristic of the clock signal, and a control circuit is provided which can be used to control the latency in a manner dependent on the frequency-dependent characteristic.
What is made possible as a result of this is that the latency can be determined automatically and independently by the memory in a manner dependent on the applied clock frequency. The configuration of the semiconductor memory with the determined latency is subsequently possible. This is advantageous insofar as a fixed, prescribed and finite number of different clock frequencies are used in practice. Consequently, the semiconductor memory specified is suitable for evaluating the clock frequency applied to the semiconductor memory in order to configure itself with a suitable latency. This can be carried out for example during the start phase of the memory. It is equally possible to repeat the configuration of the latency during the operation of the memory, at predetermined time intervals.
Since nowadays it is typically the case that only a fixedly predetermined and selected number of frequencies are provided for the operation of memories and the frequencies can easily be differentiated from one another on account of their large frequency difference, a cost-effective circuit configuration with limited accuracy is advantageously suitable. Therefore, a configuration of the memory can be obviated on the part of a customer or user, which provides an advantage.
The latency or the CAS latency is thus a measure of the time duration required by a semiconductor memory or an SDRAM memory for provision of the data to be read.
In one refinement of the invention, it is provided that the clock signal has a frequency, a value for the frequency of the clock signal can be determined by the measuring device, and the latency can be determined on the basis of the value for the frequency of the clock signal.
This makes it possible, for example, to determine the value for the frequency of the clock signal, the value for the frequency of the clock signal subsequently being used to select a suitable value for the latency.
In a further refinement of the semiconductor memory, it is provided that a register for storing a value for the latency is provided. The register may be, for example, a so-called mode register by which the memory can be configured. In this case, the present configuration of the memory is stored in the mode register.
The storage of the determined value for cont
Benedix Alexander
Fischer Helmut
Pfeiffer Johann
Szczypinski Kazimierz
Greenberg Lauarence A.
Infineon - Technologies AG
Locher Ralph E.
Nguyen Vanthu
Stemer Werner H.
LandOfFree
Semiconductor memory and method for operating the... does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Semiconductor memory and method for operating the..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Semiconductor memory and method for operating the... will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-3198488