Semiconductor layers with roughness patterning

Semiconductor device manufacturing: process – Having organic semiconductive component

Reexamination Certificate

Rate now

  [ 0.00 ] – not rated yet Voters 0   Comments 0

Details

C438S780000, C438S022000, C438S082000, C438S149000, C257S040000, C257S072000, C257S410000, C257S411000, C257S289000, C257S295000, C257S310000

Reexamination Certificate

active

06969634

ABSTRACT:
A method for making an IC on a surface of a planar substrate includes forming a continuous first layer on the surface of the substrate and pressing a surface of a stamp into the first layer to produce a pattern of non-intersecting smooth regions on the surface. A rough region of the surface of the first layer laterally borders and laterally surrounds each smooth region of the surface of the first layer. The pattern of smooth and rough regions on the surface of the first layer copies a pattern of smooth and rough areas on the surface of the stamp. The method also includes forming a continuous second layer on the patterned first layer. The first layer is one of a dielectric layer and an organic semiconductor layer, and the second layer is the other of a dielectric layer and an organic semiconductor layer.

REFERENCES:
patent: 5596208 (1997-01-01), Dodabalapur et al.
patent: 5705826 (1998-01-01), Aratani et al.
patent: 6344660 (2002-02-01), Dimitrakopoulos et al.
patent: 6344662 (2002-02-01), Dimitrakopoulos et al.
patent: 6403397 (2002-06-01), Katz
patent: 6413790 (2002-07-01), Duthaler et al.
patent: 6498114 (2002-12-01), Amundson et al.
patent: 6596569 (2003-07-01), Bao et al.
patent: 6740900 (2004-05-01), Hirai
patent: 6768132 (2004-07-01), Smith et al.
patent: 2003/0062635 (2003-04-01), Stutzmann et al.
patent: 2003/0068519 (2003-04-01), Brewer et al.
patent: 2004/0124416 (2004-07-01), Knipp et al.
patent: 2004/0212042 (2004-10-01), Sagisaka et al.
Stutzmann, N., et al., “Microcutting Materials on Polymer Substrates,” Advanced Functional Materials, vol. 12, No. 2, Feb. 2002, pp. 105-109.

LandOfFree

Say what you really think

Search LandOfFree.com for the USA inventors and patents. Rate them and share your experience with other people.

Rating

Semiconductor layers with roughness patterning does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Semiconductor layers with roughness patterning, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Semiconductor layers with roughness patterning will most certainly appreciate the feedback.

Rate now

     

Profile ID: LFUS-PAI-O-3470568

  Search
All data on this website is collected from public sources. Our data reflects the most accurate information available at the time of publication.