Semiconductor integrated logic circuit device using a pass trans

Details Semiconductor integrated logic circuit device using a pass trans Semiconductor integrated logic circuit device using a pass trans

1996-08-26

1999-02-16

Teska, Kevin J.

Boots, shoes, and leggings

364488, 326101, G06F 1300

Patent

active

058727167

ABSTRACT:
The semiconductor integrated circuit enjoys a high performance and can be produced at a low production cost and within a short time. A cell has an internal circuit connection such that an output terminal is connected to a plurality of input terminals through source-drain paths of active devices connected in the tree form, and gate electrodes of the active devices are connected to other input terminals. Two such cells having the same internal circuit connection, the same disposition of the internal circuit devices and the same disposition of the input/output terminals are disposed on the same chip, and mutually different logics can be accomplished by changing the form of application of input signals from outside the cells to the input terminals. A chip area of an integrated circuit designed by CAD using a cell library can be reduced and a high speed circuit operation can be attained. The present invention provides remarkable effect for improving performance of an ASIC, a microprocessor, etc., and for reducing the cost of production.

REFERENCES:
patent: 4642487 (1987-02-01), Carter
patent: 4745084 (1988-05-01), Rowson et al.
patent: 4870302 (1989-09-01), Freeman
patent: 4967107 (1990-10-01), Kaplinsky
patent: 5038192 (1991-08-01), Bonneau et al.
patent: 5122685 (1992-06-01), Chan et al.
patent: 5132571 (1992-07-01), McCollum et al.
patent: 5378094 (1995-01-01), Suzuki et al.
patent: 5581202 (1996-12-01), Yano et al.
Pasternak et al., "Differential Pass-Transistor Logic", IEEE Circuits and Devices, Jul. 1993, pp. 23-28.
Yano et al., "A 3.8-ns CMOS 16.times.16-b Multiplier Using Complementary Pass-Transistor Logic", IEEE Journal of Solid State Circuits, V.23, No. 2, Apr. 1190, pp. 388-395.
Kado, et al., "Speed Performance of Pass Transitor Logic Gate Uins CMOS/SIMOX Process", The Institute of Electronics Information and Communication Engineers of Japan, Spring 1992, pp. 5-181.
Universal Logic Gate Transmission Gate Array, C. Zhang, Electronic Engineering, Oct. 1985, pp. 61-67.
Yano et al., "A 3.8-ns CMOS 16.times.16-b Multiplier Using Complementary Pass-Transistor Logic,"IEEE, pp. 388-395, Apr. 1990.
Pasternak et al. "Different Pass-Transitor Logic, " IEEE, pp. 23-28, Jul. 1993.
Suzuki et al. "A 1.5-ns 32-b CMOS ALU in Double Pass-Transistor Logic," IEEE, pp. 1145-1151, Nov. 1993.
Pasternak et al. "GaAs MESFET Differential Pass-Transistor Logic," IEEE, pp. 1309-1316, Sep. 1991.
Hu et al "Application of Multiple-Valued Switch-Level Algebra to the Design and Analysis of Pass-Transistor Switch Networks," IEEE, pp. 196-201, May 1990.
Ghosh et al "A 400MHZ Wave-Pipelined 8.times.8-Bit Multiplier in CMOS Technology," IEEE, pp. 198-201, Oct. 1993.
Yano et al "Lean Integration: Acheving a Quantum Leap in Performance E and Cost of Logic LSIs," IEEE, pp. 603-606, 1994.
Yano et al "Multi-Level Pass-Transistor Logic for Low-Power ULSIs" IEEE, pp. 14-15, Oct. 1995.

Affiliated with

Also associated with

Rating

Semiconductor integrated logic circuit device using a pass trans does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Semiconductor integrated logic circuit device using a pass trans, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Semiconductor integrated logic circuit device using a pass trans will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-2067799