Miscellaneous active electrical nonlinear devices – circuits – and – Specific signal discriminating without subsequent control – By amplitude
Reexamination Certificate
2002-10-23
2004-05-18
Lam, Tuan T. (Department: 2816)
Miscellaneous active electrical nonlinear devices, circuits, and
Specific signal discriminating without subsequent control
By amplitude
C327S088000, C327S089000
Reexamination Certificate
active
06737893
ABSTRACT:
BACKGROUND OF THE INVENTION
1. Field of the Invention
The present invention relates to a semiconductor integrated circuit (LSI). More particularly, the invention relates to a semiconductor integrated circuit equipped with an input circuit or an output circuit adapted to an interchip input/output interface on a board mounting a plurality of LSI chips, and particularly equipped with an input circuit that can be adapted to both the data that operate with high-frequency clocks (e.g., 50 MHz or higher) (hereinafter referred to as high-speed data) and the data that operate with low-frequency clocks (e.g., 50 MHz or lower)(hereinafter referred to as low-speed data) or equipped with an output circuit that outputs very small-amplitude signals of the CTT (center tapped termination) level or the GTL (gunning transceiver logic) level.
2. Description of the Related Art
So far, the TTL or CMOS level, or the LVTTL (interface specification for 3.3 volt power supply standardized in compliance with JEDEC) has generally been used as the input/output level of the LSIs. With respect to these levels, however, the device is much affected by the reflection of signals or by the crosstalk as the frequency of the transfer data exceeds 50 MHz, and it becomes difficult to normally transfer the data since the waveforms are distorted by ringing and the like. Attention therefore has been given to input/output interfaces (CTT, GTL, rambus channel, etc.) of small amplitudes that suppress the amplitude of the transfer data to be smaller than 1 volt (about ±300 to ±500 Mv). These input/output interfaces make it possible to transfer the data at speeds as high as 100 MHz or more, which is well greater than 50 MHz.
However, conventional semiconductor integrated circuits equipped with such input/output interfaces involve many problems, which will be explained later in detail in contrast with the preferred embodiments of the present invention.
SUMMARY OF THE INVENTION
A main object of the present invention is to provide a semiconductor integrated circuit equipped with an input circuit or an output circuit adapted for an input/output interface suitable for a small-amplitude operation.
A first object of the present invention is to provide a semiconductor integrated circuit equipped with an input circuit that can be adapted for both the high-speed transfer (importance is placed on the transfer speed) and the low-speed transfer (importance is placed on the electric power efficiency.)
A second object of the present invention is to provide a semiconductor integrated circuit which exhibits performance adapted for various modes and excellent compatibility, by using two sets of output transistors having optimum internal resistances depending upon the signal interfaces (CTT or GTL) of very small amplitude levels and the signal interfaces (CMOS or TTL) of large amplitudes.
A third object of the present invention is to provide a semiconductor integrated circuit which is immune to noise and can be well combined with a three-state type output circuit, by optimizing the judgement reference level of a differential amplifier circuit.
A fourth object of the present invention is to provide a semiconductor integrated circuit equipped with an output circuit having excellent compatibility which can be used for every one of CTT, TTL and GTL.
A fifth object of the present invention is to provide a semiconductor integrated circuit which can be used for both the signal interface having a large logic amplitude and the signal interface having a small logic amplitude.
A sixth object of the present invention is to provide a semiconductor integrated circuit equipped with an output circuit which can realize a high-speed operation and enhance the drivability of output transistors.
According to a first aspect of the present invention, there is provided a semiconductor integrated circuit comprising a switching means which controls the supply of power-source voltage to a signal amplifier circuit that receives input signals, and a control means which selectively turns said switching means on and off depending upon the amplitude or the frequency of said input signals.
According to a second aspect of the present invention, there is provided a semiconductor integrated circuit comprising: a pair of differential transistors which apply to one control electrode an input signal that changes with a first frequency or with a second frequency lower than said first frequency and apply to the other control electrode a reference voltage that corresponds nearly to an intermediate value of the logic amplitude of said input signal; a transistor of the low-potential side disposed between said pair of differential transistors and a power source of the low-potential side; a transistor of the high-potential side disposed between said differential transistors and an active load or between the active load and a power source of the high-potential side; a first control voltage-generating means for generating a control voltage which renders both said low-potential side transistor and said high-potential side transistor conductive when the frequency of said input signal is near said first frequency; and a second control voltage-generating means for generating a control voltage which renders either said low-potential side transistor or said high-potential side transistor conductive depending upon the logic state of said input signal when the frequency of said input signal is near said second frequency.
According to a third aspect of the present invention, there is provided a semiconductor integrated circuit comprising a comparator circuit which detects the magnitude of an input voltage with respect to a voltage that serves as a reference, and an input circuit in which first and second transistors that control the power source current to said comparator circuit are connected between first and second power sources and said comparator circuit, and an input signal fed to said comparator circuit is also fed to said first and second transistors.
According to a fourth aspect of the present invention, there is provided a semiconductor integrated circuit comprising: a pair of differential transistors which apply to one control electrode an input signal which has a first logic amplitude or a second logic amplitude greater than said first logic amplitude and apply to the other control electrode a reference voltage that corresponds nearly to an intermediate value of the logic amplitude of said input signal; a transistor of the low-potential side disposed between said pair of differential transistors and a power source of the low-potential side; a transistor of the high-potential side disposed between said differential transistors and an active load or between the active load and a power source of the high-potential side; and wherein said input signal is applied to the control electrodes of said low-potential side transistor and of said high-potential side transistor.
According to a fifth aspect of the present invention, there is provided a semiconductor integrated circuit comprising: a transmission line for transmitting input signals; a voltage source for generating a voltage that corresponds nearly to an intermediate value of the logic amplitude of said input signal; a terminal resistor which is connected between said transmission line and the voltage source via a predetermined switching means; and an on/off control means which turns said switching means on when the frequency of said input signal corresponds to said first frequency and turns said switching means off when the frequency of said input signal corresponds to said second frequency.
According to a sixth aspect of the present invention, there is provided a semiconductor integrated circuit comprising: a first PMOS transistor and a first NMOS transistor connected in series between a high-potential side power source and a low-potential side power source; a second PMOS transistor and a second NMOS transistor connected in series between said high-potential side power source and said low-potential side power source; and an
Eto Satoshi
Koga Makoto
Taguchi Masao
Takemae Yoshihiro
Yoshioka Hiroshi
Arent, Fox, Kintner Poltkin & Kahn, PLLC
Fujitsu Limited
Lam Tuan T.
LandOfFree
Semiconductor integrated circuit with input/output interface... does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Semiconductor integrated circuit with input/output interface..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Semiconductor integrated circuit with input/output interface... will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-3217393