Semiconductor integrated circuit transistor detector array for c

Electric lamp and discharge devices – Geiger-mueller type

Patent

Rate now

  [ 0.00 ] – not rated yet Voters 0   Comments 0

Details

313105CM, 357 23, H01J 3914, H01J 4322, H01L 2978

Patent

active

040151590

ABSTRACT:
In a channel electron multiplier device for detecting low level illumination optical image patterns, the output pattern of electrons is detected by an XY array of metal plates which are randomly accessed for readout by a corresponding row-column (XY) array of dual-gated insulated gate field effect transistors in an integrated circuit type of configuration. More specifically, each metal plate is located in the path of several (typically, ten or more) individual electron multiplier channels, in order to store the electrons emerging from these channels. The plates are all situated on the exposed surface of an insulating layer on a major surface of a semiconductor wafer. Each plate is connected through a different aperture in the insulating layer to a different localized source region of a different dual-gated insulated gate field effect transistor whose gate region is controlled by XY access control bus electrodes. These XY control bus electrodes are sandwiched in the insulating layer at levels in the insulator between the metal plates and the semiconductor wafer. Random XY access readout of the intensity of the electrons impinging on a given metal plate is obtained by energizing the crosspoint X and Y bus electrodes associated with that plate, and thereby the corresponding local intensity of the optical image portion, which produced the original photoelectrons in the channel multipliers associated with the accessed metal plate, can be determined.

REFERENCES:
patent: 3564135 (1971-02-01), Weimer
patent: 3638202 (1972-01-01), Schroeder
patent: 3651349 (1972-03-01), Kahng et al.
patent: 3699375 (1972-10-01), Weibel
patent: 3811076 (1974-05-01), Smith
patent: 3849678 (1974-11-01), Flynn
patent: 3872491 (1975-03-01), Hanson et al.
patent: 3879626 (1975-04-01), Washington et al.
Roberts et al., Abstracts of Papers; Carleton University; Ottawa, Canada; June 24-26, 1975.
Colson et al., High-gain Imaging Electron Multiplier, Rev. Sci. Instrum., vol. 44, No. 12; Dec., 1973; pp. 1694-1696.

LandOfFree

Say what you really think

Search LandOfFree.com for the USA inventors and patents. Rate them and share your experience with other people.

Rating

Semiconductor integrated circuit transistor detector array for c does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Semiconductor integrated circuit transistor detector array for c, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Semiconductor integrated circuit transistor detector array for c will most certainly appreciate the feedback.

Rate now

     

Profile ID: LFUS-PAI-O-550632

  Search
All data on this website is collected from public sources. Our data reflects the most accurate information available at the time of publication.