Active solid-state devices (e.g. – transistors – solid-state diode – Gate arrays – With particular signal path connections
Patent
1997-06-03
1999-09-07
Hardy, David B.
Active solid-state devices (e.g., transistors, solid-state diode
Gate arrays
With particular signal path connections
257207, 257758, H01L 27118
Patent
active
059490985
ABSTRACT:
A semiconductor integrated circuit is capable of reducing noise which occurs when, for example, power is removed from the circuit. The semiconductor integrated circuit includes a power wiring layer 110 used for a power conductive line 111, a first insulating layer 120 for providing electrical isolation between the power wiring layer 110 and a ground wiring layer 130 and having a through hole 121 therein enabling electrical connection between the power conductive line 111 and a first signal conductive line 151. The ground wiring layer 130 is used for each ground conductive line 132. The circuit also includes a power conductive line 131 so as to allow an electrical connection between the power conductive line 111 and the first signal conductive line 151, a second insulating layer 140 capable of providing electrical isolation between the ground conductive line 130 and a signal wiring layer 150, having a through hole 141 therein enabling an electrical connection between the power conductive line 111 and the first signal conductive line 151. The circuit further includes a through hole 142 defined therein enabling an electrical connection between the ground conductive line 132 and a second signal conductive line 152. The circuit also includes signal wiring layer 150 having first, second and third signal conductive lines 151, 152 and 153.
REFERENCES:
patent: T101804 (1982-05-01), Balyoz et al.
patent: 3643232 (1972-02-01), Kilby
patent: 4136356 (1979-01-01), Kusano
patent: 4731643 (1988-03-01), Dunham et al.
patent: 4780753 (1988-10-01), Ohkura et al.
patent: 4847732 (1989-07-01), Stopper et al.
patent: 4853757 (1989-08-01), Kuramitsu et al.
patent: 4862241 (1989-08-01), Ashida et al.
patent: 4914503 (1990-04-01), Shirato et al.
patent: 4916521 (1990-04-01), Yoshikawa
patent: 4965651 (1990-10-01), Wagner
patent: 4999698 (1991-03-01), Okuno et al.
patent: 5008728 (1991-04-01), Yamamura et al.
patent: 5063433 (1991-11-01), Matsuo et al.
patent: 5225693 (1993-07-01), Hirayama
patent: 5298773 (1994-03-01), Woodruff
patent: 5309024 (1994-05-01), Hirano
patent: 5355023 (1994-10-01), Tomioka et al.
patent: 5404045 (1995-04-01), Mizushima
patent: 5452245 (1995-09-01), Hickman et al.
patent: 5493135 (1996-02-01), Yin
patent: 5598029 (1997-01-01), Suzuki
A 5000MHz 32b 0.4.mu.m CMOS RISC Processor LSI, Kazumasa Suzuki, et al, 1994 IEEE Int'l. Solid-State Circuits Conference, Session 12 (Microprocessors/Paper TP 12.7), pp. 214-215, 341.
A 500-MHz, 32-b, 0.4-.mu.m CMOS RISC Microprocessor, K. Suzuki, et al, Technical Report of IEICE, pp. 43-50 (in Japanese with English language Abstract).
Hardy David B.
OKI Electric Industry Co., Ltd.
LandOfFree
Semiconductor integrated circuit having an improved arrangement does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Semiconductor integrated circuit having an improved arrangement , we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Semiconductor integrated circuit having an improved arrangement will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-1806790