Semiconductor integrated circuit having a pattern layout applica

Details Semiconductor integrated circuit having a pattern layout applica Semiconductor integrated circuit having a pattern layout applica

1991-01-25

1992-10-13

Hille, Rolf

357 41, 357 45, 357 47, H01L 2702

Patent

active

051555700

ABSTRACT:
A semiconductor integrated circuit is formed on a semiconductor chip (1) and it includes: a plurality of mat regions (A to T) each including a plurality of circuit elements (10 to 13); partition regions (4) for spacing the mat regions (A to T) from each other; and a pair of power supply line (2) and ground line (3) disposed on each of the partition regions (4). An electronic circuit formed on the semiconductor chip (1) includes circuit blocks having different functions but it is designed for a unit of each mat (A to T) not for a unit of each circuit block.

REFERENCES:
patent: 3303400 (1967-02-01), Allison
patent: 3723882 (1973-03-01), Carlson
patent: 3754170 (1973-08-01), Tsuda et al.
patent: 3886407 (1975-05-01), Watanabe et al.
patent: 3886458 (1975-05-01), Matsumoto et al.
patent: 4006492 (1977-02-01), Eichelberger et al.
patent: 4032962 (1977-06-01), Balyoz et al.
patent: 4041399 (1977-08-01), Tsuda
patent: 4135158 (1979-01-01), Parmet
patent: 4383173 (1983-05-01), Lunn
patent: 4388632 (1983-06-01), Richardson
patent: 4589003 (1986-05-01), Yamada et al.
patent: 4628343 (1986-12-01), Komatsu
patent: 4661998 (1987-04-01), Yamashite et al.
patent: 4684973 (1987-08-01), Takano et al.
patent: 4689825 (1987-08-01), Geiger et al.
patent: 4691376 (1987-09-01), Watanabe et al.
patent: 4691378 (1981-09-01), Kumanoto et al.
patent: 4855613 (1989-08-01), Yamada et al.
patent: 4866508 (1989-09-01), Eichelberger et al.
patent: 5050238 (1991-09-01), Tomizuka et al.
English Translation of Japanese Patent Application Laying-Open No. 62-12147 of lines 13-18 of upper right column of p. 2 and line 18 of upper right column of p. 2 to line 3 of lower left column of p. 2, 1 page.

Affiliated with

Also associated with

Rating

Semiconductor integrated circuit having a pattern layout applica does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Semiconductor integrated circuit having a pattern layout applica, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Semiconductor integrated circuit having a pattern layout applica will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-1305065