Static information storage and retrieval – Floating gate – Particular biasing
Patent
1997-07-29
2000-06-06
Phan, Trong
Static information storage and retrieval
Floating gate
Particular biasing
36518533, 3651852, G11C 1606
Patent
active
060727241
ABSTRACT:
Disclosed is an art making it possible that, in a reference cell circuit for outputting a plurality of different reference level signals, even if the number of transistors serving as reference cells and each having a floating gate increases, the time required for setting channel currents of the transistors will not increase. The floating gates of a plurality of transistors for generating different reference signal levels are connected in common so that the channel currents of all the transistors can be set simultaneously. The transistors have the channel lengths thereof, channel widths thereof, or both of them made different. The channel currents of the transistors are therefore mutually different. An error in all reference levels dependent on a manufacturing process is compensated for by adjusting an amount of charge to be injected into the floating gates.
REFERENCES:
patent: 4761765 (1988-08-01), Hashimoto
patent: 5386388 (1995-01-01), Atwood et al.
patent: 5477495 (1995-12-01), Tanaka et al.
patent: 5608669 (1997-03-01), Mi et al.
patent: 5629892 (1997-05-01), Tang
patent: 5684739 (1997-11-01), Takeuchi
Fujitsu Limited
Phan Trong
LandOfFree
Semiconductor integrated circuit for generating plurality of dif does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Semiconductor integrated circuit for generating plurality of dif, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Semiconductor integrated circuit for generating plurality of dif will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-2219619