Semiconductor integrated circuit fabrication method

Details Semiconductor integrated circuit fabrication method Semiconductor integrated circuit fabrication method

1991-11-21

1994-11-29

Black, Thomas G.

Boots, shoes, and leggings

364488, 364489, 364490, G06F 1560

Patent

active

053695968

ABSTRACT:
A semiconductor integrated circuit fabrication method for designing and fabricating semiconductor circuit elements on a semiconductor substrate for a LSI, which comprises the steps of: drawing a semiconductor circuit diagram by arranging standard cells for the semiconductor circuit elements and wiring among the standard cells by using a standard cell design method; describing circuit description net statements based on the semiconductor circuit diagram; arranging and wiring the standard cells to one another; converting the standard cells into symbolic cells with a one-to-one correspondence to generate a symbolic cell layout; generating a stick diagram in accordance with the symbolic cell layout; changing the dimensions of each transistor in the symbolic cell, overlapping contact areas, vias among them, and wires between adjacent transistors in the symbolic cells as a common area, where possible, shortening the length of wire in the transistor, and changing the sliding of the contact area, the vias, and the wire of the transistor to obtain the minimum area for the transistor; forming a mask pattern in accordance with the arranging and wiring of the symbolic cells obtained by the above steps; and forming the semiconductor circuit elements and wiring among the semiconductor circuit elements on the semiconductor substrate by using the mask pattern.

REFERENCES:
patent: 3772536 (1973-11-01), Grannis et al.
patent: 4377849 (1983-03-01), Finger et al.
patent: 4484292 (1984-11-01), Hong et al.
patent: 4580228 (1986-04-01), Noto
patent: 4584653 (1986-04-01), Chih et al.
patent: 4613940 (1986-09-01), Shenton et al.
patent: 5097422 (1992-03-01), Corbin, II et al.
patent: 5212653 (1993-05-01), Tanaka
patent: 5231590 (1993-06-01), Kumar et al.
Kessler et al., "Standard Cell VLSI Design: A Tutorial," Jan. 1985, IEEE Circuits and Devices Magazine, pp. 17-33.

Affiliated with

Also associated with

Rating

Semiconductor integrated circuit fabrication method does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Semiconductor integrated circuit fabrication method, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Semiconductor integrated circuit fabrication method will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-78248