Electrical transmission or interconnection systems – Nonlinear reactor systems – Parametrons
Patent
1989-01-26
1990-10-02
Miller, Stanley D.
Electrical transmission or interconnection systems
Nonlinear reactor systems
Parametrons
307468, 307481, 328155, G06F 738
Patent
active
049610120
ABSTRACT:
A buffer 6 operating in response to an amplitude level of a clock signal is provided in a semiconductor integrated circuit device such as, a gate array. By selectively applying clock signals of different amplitude corresponding to operation modes, the buffer 6 operates selectively. Therefore, for example, the designation of a test mode can be detected by the buffer 6. As a result, it is not necessary to provide a terminal for externally receiving a test mode signal.
REFERENCES:
patent: 3603816 (1971-09-01), Podara
patent: 4038605 (1977-07-01), Elder et al.
patent: 4330751 (1982-08-01), Swain
patent: 4386281 (1983-05-01), Terry
patent: 4414512 (1983-11-01), Nelson
patent: 4496855 (1985-01-01), Yamamura
patent: 4691382 (1987-09-01), Nakajima
patent: 4692635 (1987-09-01), Rapp
patent: 4719369 (1988-01-01), Asano et al.
patent: 4757217 (1988-07-01), Saweda et al.
patent: 4786829 (1988-11-01), Letcher
patent: 4808937 (1989-02-01), Correa et al.
patent: 4812678 (1989-03-01), Abe
CMOS Standard Cell Design Manual (MN72000 series), Matsushita Electronics Corporation, Handoutai Gigyou Honbu, 1986, p. 16.
Cunningham T.
Miller Stanley D.
Mitsubishi Denki & Kabushiki Kaisha
LandOfFree
Semiconductor integrated circuit device responsive to clock sign does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Semiconductor integrated circuit device responsive to clock sign, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Semiconductor integrated circuit device responsive to clock sign will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-294282