Semiconductor integrated circuit device having wiring layout for

Active solid-state devices (e.g. – transistors – solid-state diode – Gate arrays – With particular signal path connections

Patent

Rate now

  [ 0.00 ] – not rated yet Voters 0   Comments 0

Details

257210, 257211, 257665, 257776, H01L 2710, H01L 2358, H01L 2362, H01L 2348

Patent

active

060052651

ABSTRACT:
A semiconductor integrated circuit device capable of reducing delay of wiring as far as possible is provided. The semiconductor integrated circuit device comprises at least two sets of pairs of signal lines having first polarity and second polarity opposite thereto, wherein the signal line of the first polarity of the signal lines of the second set is disposed at the portion adjacent to the signal line of the first polarity of the signal lines of the first set, the signal line of the second polarity of the first set is disposed at the portion adjacent to the signal line of the first polarity of the second set, and the signal line of the second polarity of the second set is disposed at the portion adjacent to the signal line of the second polarity of the first set.

REFERENCES:
patent: 5534732 (1996-07-01), DeBrosse et al.
patent: 5625234 (1997-04-01), Suzuki et al.

LandOfFree

Say what you really think

Search LandOfFree.com for the USA inventors and patents. Rate them and share your experience with other people.

Rating

Semiconductor integrated circuit device having wiring layout for does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Semiconductor integrated circuit device having wiring layout for, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Semiconductor integrated circuit device having wiring layout for will most certainly appreciate the feedback.

Rate now

     

Profile ID: LFUS-PAI-O-507624

  Search
All data on this website is collected from public sources. Our data reflects the most accurate information available at the time of publication.