Active solid-state devices (e.g. – transistors – solid-state diode – Combined with electrical contact or lead – Of specified configuration
Reexamination Certificate
2005-01-18
2005-01-18
Thomas, Tom (Department: 2815)
Active solid-state devices (e.g., transistors, solid-state diode
Combined with electrical contact or lead
Of specified configuration
C257S203000, C257S208000, C257S210000, C257S211000
Reexamination Certificate
active
06844630
ABSTRACT:
Even where an I/O cell requiring good characteristics is alloted to an I/O slot corresponding to the uppermost standard pattern wiring, a pad can be connected to the I/O slot by forming rewiring in the chip outermost peripheral area.
REFERENCES:
patent: 3681134 (1972-08-01), Nathanson et al.
patent: 4136356 (1979-01-01), Kusano
patent: 4716452 (1987-12-01), Kondoh et al.
patent: 5019889 (1991-05-01), Shintani et al.
patent: 5031072 (1991-07-01), Malhi et al.
patent: 5260597 (1993-11-01), Orbach et al.
patent: 5534732 (1996-07-01), DeBrosse et al.
patent: 5581098 (1996-12-01), Chang
patent: 5679967 (1997-10-01), Janai et al.
patent: 5723908 (1998-03-01), Fuchida et al.
patent: 5903490 (1999-05-01), Rotem et al.
patent: 6459136 (2002-10-01), Amarilio et al.
patent: 63318141 (1998-12-01), None
Horikawa Kazunari
Inbe Yasuo
Sakamoto Shinsuke
Sei Toshikazu
Yaginuma Masakazu
Finnegan Henderson Farabow Garrett & Dunner L.L.P.
Kabushiki Kaisha Toshiba
Lee Eugene
Thomas Tom
LandOfFree
Semiconductor integrated circuit device and wiring arranging... does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Semiconductor integrated circuit device and wiring arranging..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Semiconductor integrated circuit device and wiring arranging... will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-3409531