Active solid-state devices (e.g. – transistors – solid-state diode – Bipolar transistor structure – Plural non-isolated transistor structures in same structure
Reexamination Certificate
1998-09-25
2001-10-09
Smith, Matthew (Department: 2825)
Active solid-state devices (e.g., transistors, solid-state diode
Bipolar transistor structure
Plural non-isolated transistor structures in same structure
C330S295000, C330S296000, C330S297000, C330S298000, C330S299000, C330S300000, C330S301000, C330S302000, C330S303000, C330S304000, C330S305000, C330S306000, C330S307000, C330S308000, C330S309000, C330S310000, C257S566000, C257S567000, C438S202000, C438S203000, C438S204000, C438S205000, C438S313000, C438S340000, C327S379000, C327S384000, C327S478000, C327S491000
Reexamination Certificate
active
06300669
ABSTRACT:
BACKGROUND OF THE INVENTION
1. Field of the Invention
The present invention relates to a low-noise, high-gain semiconductor integrated circuit device comprising bipolar transistors, and method of designing such a low-noise high-gain semiconductor integrated circuit device.
2. Description of the Related Art
In recent years, high-frequency amplifiers which are characterized by a low power requirement, low noise, and a high power gain have become more important for use in the field of mobile communications. Bipolar transistors used in such high-frequency amplifiers are required to have better noise and gain characteristics. It is important for such high-frequency amplifiers to reduce an overall noise figure. Therefore, high-frequency amplifiers need to have improved noise characteristics while maintaining a desired power gain for transistors that are used. However, since there is a trade-off between the power gain characteristics and noise characteristics of transistors, it is difficult to manufacture transistors which satisfy desired power gain characteristics and noise characteristics at a low cost.
Japanese laid-open patent publication No. 7-254608 discloses bipolar transistors having the same emitter area. The disclosed bipolar transistors include a transistor structure having good noise characteristics in a certain current range and a transistor structure having a good gain. These transistor structures are used in different circuits.
FIGS.
1
(
a
) through
1
(
f
) of the accompanying drawings show bipolar transistors disclosed in Japanese laid-open patent publication No. 7-25408. FIGS.
1
(
a
) through
1
(
c
) are plan and cross-sectional views and an equivalent circuit diagram, respectively, of a bipolar transistor having a single emitter structure, and FIGS.
1
(
d
) through
1
(
f
) are plan and cross-sectional views and an equivalent circuit diagram, respectively, of a bipolar transistor having a multiple emitter structure. As shown in FIGS.
1
(
b
) and
1
(
e
), an n
+
embedded layer
111
and an n collector layer
112
are successively disposed on a p Si substrate
110
, and a base layer
113
, an emitter layer
114
, and a device separating insulative film
115
are successively disposed on the n collector layer
112
.
In FIGS.
1
(
a
) through
1
(
c
), a single emitter layer
114
is disposed in the base layer
113
. In FIGS.
1
(
d
) through
1
(
f
), two emitter layers
114
are disposed in the base layer
113
. Each of the emitter layers
114
of the multiple emitter structure has a width half the width of the emitter layer
114
of the single emitter structure. However, the total emitter area of the single emitter structure is the same as the total emitter area of the multiple emitter structure.
FIG. 2
of the accompanying drawings shows the relationship between the collector current, and the noise figures and power gain of the conventional bipolar transistors shown in FIGS.
1
(
a
) through
1
(
f
). As shown in
FIG. 2
, the multiple emitter bipolar transistor having the plural emitters has a lower noise figure than the single emitter bipolar transistor having the single emitter in a certain collector current range. On other hand, the power gain of the single emitter bipolar transistor is better than the multiple emitter bipolar transistor in all collector current ranges. Instead of improving these noise figure and power gain characteristics through device and circuit approaches, these two bipolar transistors are simply used in different circuits.
The conventional bipolar transistors suffer the following disadvantages:
First, it is not easy to distinguish a device section where more importance should be attached to the power gain characteristics from a device section where more importance should be attached to the noise characteristics in a circuit, and hence device designing is complicated.
Secondly, the total emitter area in the single emitter bipolar transistor is the same as the total emitter area in the multiple emitter bipolar transistor. That is, these bipolar transistor have different emitter lengths, indicating that there are a plurality of bipolar transistors having different emitter structures in a circuit.
The conventional bipolar transistors are not of a so-called self-aligned structure with a base region constructed of polycrystalline silicon or the like. Generally, it is important for bipolar transistors which operate in a high-frequency range such as a GHz range to have improved high-frequency characteristics by reducing the base resistance. Therefore, bipolar transistors with a base electrode constructed of polycrystalline silicon are more preferable in terms of a noise figure and a power gain than the conventional non-self-aligned bipolar transistors. Bipolar transistors having a shorter emitter width tend to suffer a plug effect on emitters because the aspect ratio of an emitter contact is greater than the non-self-aligned bipolar transistors.
The plug effect is a phenomenon in which when an impurity is diffused from an emitter region, the impurity is subject to less diffusion in a transistor structure with a smaller emitter width than in a transistor structure with a greater emitter width. Usually, the thermal history of a transistor is adjusted in the fabrication process to optimize the depth of an emitter-to-base junction of a transistor structure with a smaller emitter width in view of the plug effect. Therefore, in a transistor structure with a greater emitter width, an emitter impurity is diffused more deeply due to the plug effect, tending to cause a punchthrough between the emitter and the collector. For this reason, it is important to employ a single fixed transistor size in a circuit for the stable fabrication of transistors with a high yield.
SUMMARY OF THE INVENTION
It is therefore an object of the present invention to provide a semiconductor integrated circuit device which can be easily designed, is of a self-aligned structure, and has a single transistor size, for use as a low-noise, high-power-gain high-frequency amplifier.
According to the present invention, there is provided a semiconductor integrated circuit device comprising a multiple-stage amplifier including a plurality of transistors, the multiple-stage amplifier having a first stage comprising a plurality of bipolar transistors each having a single emitter structure, the bipolar transistors being connected parallel to each other.
The bipolar transistors may have a common collector.
Each of the bipolar transistors may comprise a self-aligned bipolar transistor having an emitter electrode and a base electrode which are made of polycrystalline silicon.
Each of the bipolar transistors may have an emitter having a length ranging from 20 to 30 &mgr;m and a width ranging from 0.5 to 0.8 &mgr;m.
According to the present invention, there is also provided a method of designing a semiconductor integrated circuit device having a multiple-stage amplifier including a plurality of transistors, comprising the step of constructing a first stage of the multiple-stage amplifier of a plurality of bipolar transistors each having a single emitter structure, the bipolar transistors being connected parallel to each other.
It has been found from the results of experiments conducted by the inventor that it is possible to reduce a noise level without causing a substantial reduction in gain simply by connecting self-aligned bipolar transistors of one emitter size parallel to each other. With the above arrangement of the present invention, the semiconductor integrated circuit device offers such an advantage, and is capable of amplifying an input signal with a reduced noise level.
FIG. 3
of the accompanying drawings shows the relationship between the total collector current I
c
(mA) and noise figure NF
min
(dB) of bipolar transistors.
FIG. 4
of the accompanying drawings shows the relationship between the collector current I
c
(mA) and forward transfer gain |S
21e
|
2
of bipolar transistors. Each of
FIGS. 3 and 4
plots the relationship for a single minimum transisto
Lee G.
NEC Corporation
Smith Matthew
Sughrue Mion Zinn Macpeak & Seas, PLLC
LandOfFree
Semiconductor integrated circuit device and method of... does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Semiconductor integrated circuit device and method of..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Semiconductor integrated circuit device and method of... will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-2576391