Boots – shoes – and leggings
Patent
1988-05-27
1990-10-30
Gruber, Felix D.
Boots, shoes, and leggings
371 161, 371 226, G01R 1512, G06F 1132
Patent
active
049673874
ABSTRACT:
A microprocessor having a plurality of memories comprises an address selection means which supplies selectively, to the memories, the address signal generated by the address generation means provided in the microprocessor and the test address signal supplied from the external circuit. Thereby, the address of memories can be accessed directly from the external circuit for the test of memories. Moreover, the microprocessor is provided with the test bus through which the signal transmitted between the function blocks in the microprocessor is input or output from or to the external circuit. Accordingly, the function block can be tested easily.
REFERENCES:
patent: 3961251 (1976-06-01), Hurley et al.
patent: 3961254 (1976-06-01), Cavaliere et al.
patent: 4339819 (1982-07-01), Jacobson
patent: 4706186 (1987-11-01), Mogi et al.
patent: 4799004 (1989-01-01), Mori
"LSI Handbook", Issued on Nov. 30, 1988, by OHM CO., Ltd., p. 478. (Document Provided in Japanese with an English Translation Attached.).
Nagayama Yoshiharu
Shibasaki Nobuo
Tanaka Toshio
Yasunari Kenjiro
Gruber Felix D.
Hitachi , Ltd.
LandOfFree
Semiconductor integrated circuit device does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Semiconductor integrated circuit device, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Semiconductor integrated circuit device will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-279883