Semiconductor integrated circuit device

Details Semiconductor integrated circuit device Semiconductor integrated circuit device

1995-06-06

1997-12-23

Bowers, Jr., Charles L.

Fishing, trapping, and vermin destroying

437 48, 437 56, 437915, H01L 218244

Patent

active

057007055

ABSTRACT:
The manufacture of a memory cell of the type employing a pair of cross-coupled CMOS inverters of a SRAM is disclosed in which the load MISFETs are stacked above the semiconductor substrate and over the drive MISFETs. The manufacture of each load MISFET consists of forming source, drain and channel regions within the same polycrystalline silicon film, and a gate electrode consisting of a different layer conductive film, such as a polycrystalline film, than that of the drive MISFETs. The manufacture of the memory cell having such a stacked arrangement, facilitates the patterning of the source (drain) region and gate electrode of each load MISFET thereof to have an overlapping relationship with each other so as to increase the effective capacitance associated with each of the memory cell storage nodes. The gate electrodes of both the drive and load MISFETs are formed of n-type or of n-type and p-type polycrystalline silicon films, respectively, and electrical connections are formed between the drain regions of the first and second p-channel load MISFETs with that of the drain regions of the first and second n-channel drive MISFETs through separate polycrystalline silicon films, respectively. Also, there are formed electrical connections between the polycrystalline silicon gate electrodes of the first and second load MISFETs with that of drain regions of the second and first drive MISFETs, through the poly-Si gate electrodes of the first and second drive MISFETs, in each memory cell of the SRAM, respectively, furthermore.

REFERENCES:
patent: 4476475 (1984-10-01), Naem et al.
patent: 4555721 (1985-11-01), Bansal et al.
patent: 4571609 (1986-02-01), Hatano
patent: 4653025 (1987-03-01), Minato et al.
patent: 4656731 (1987-04-01), Lam et al.
patent: 4698787 (1987-10-01), Mukherjee et al.
patent: 4774203 (1988-09-01), Ikeda et al.
patent: 4794561 (1988-12-01), Hsu
patent: 4803534 (1989-02-01), Koike et al.
patent: 4804637 (1989-02-01), Smayling et al.
patent: 4841481 (1989-06-01), Ikeda et al.
patent: 4890148 (1989-12-01), Ikeda et al.
patent: 4894801 (1990-01-01), Saito et al.
patent: 5194749 (1993-03-01), Meguro et al.
IEEE Transactions on Electron Devices, vol. ED-32, No. 2, Feb. 1983, pp. 273-277.
Charles Cohen, 3-d IC May Augur Denser VLSI Circuitry; Multiple Layers Are a Possibility; Sep. 22, 1983, p. 92, Electronics International.

Affiliated with

Also associated with

Rating

Semiconductor integrated circuit device does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Semiconductor integrated circuit device, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Semiconductor integrated circuit device will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-1802199