Semiconductor integrated circuit and method of designing same

Details Semiconductor integrated circuit and method of designing same Semiconductor integrated circuit and method of designing same

1995-06-21

1997-05-27

Teska, Kevin J.

Boots, shoes, and leggings

364488, 364491, G06F 1750

Patent

active

056338066

ABSTRACT:
Programmable logical blocks (3a to 3c) selected from a block library including information of a plurality of types of programmable logical blocks are disposed in a core region of a semiconductor integrated circuit (100). The degree of freedom of designing a field programmable gate array (FPGA) and the degree of integration are increased. A logic LSI is permitted to have redundancy to flexibly cope with design changes. This affords reduction in develop period and develop costs.

REFERENCES:
patent: Re34363 (1993-08-01), Freeman
patent: 4600995 (1986-07-01), Kinoshita
patent: 4631686 (1986-12-01), Ikawa et al.
patent: 4701810 (1987-10-01), Mader
patent: 4706216 (1987-11-01), Carter
patent: 4727268 (1988-02-01), Hori
patent: 4727493 (1988-02-01), Taylor, Sr.
patent: 4786904 (1988-11-01), Graham, III et al.
patent: 4870302 (1989-09-01), Freeman
patent: 4871930 (1989-10-01), Wong et al.
patent: 4903223 (1990-02-01), Norman et al.
patent: 4922441 (1990-05-01), Tsukagoshi et al.
patent: 4931671 (1990-06-01), Agrawal
patent: 4933576 (1990-06-01), Tamamura et al.
patent: 4940909 (1990-07-01), Mulder et al.
patent: 4949275 (1990-08-01), Nonaka
patent: 5051917 (1991-09-01), Gould et al.
patent: 5089973 (1992-02-01), Furtek
patent: 5155390 (1992-10-01), Hickman et al.
patent: 5233539 (1993-08-01), Agrawal et al.
patent: 5253181 (1993-10-01), Marui et al.
patent: 5283753 (1994-02-01), Schucker et al.
patent: 5317698 (1994-05-01), Chan
patent: 5369595 (1994-11-01), Gould et al.
patent: 5386154 (1995-01-01), Goetting et al.
patent: 5402358 (1995-03-01), Smith et al.
patent: 5448493 (1995-09-01), Topolewski et al.
patent: 5469368 (1995-11-01), Agrawal et al.
patent: 5499192 (1996-03-01), Knapp et al.
Smith et al., "Cell Libraries & Assembly Tools for AID CMOS & BiCMOS ASIC Design," IEEE Journal of Solid-State Circuits, vol. 24, No. 5, Oct. 1989, pp. 1419-1432.

Affiliated with

Also associated with

Rating

Semiconductor integrated circuit and method of designing same does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Semiconductor integrated circuit and method of designing same, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Semiconductor integrated circuit and method of designing same will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-2333631