Dynamic magnetic information storage or retrieval – General recording or reproducing – Specifics of the amplifier
Reexamination Certificate
2006-05-16
2006-05-16
Hudspeth, David (Department: 2651)
Dynamic magnetic information storage or retrieval
General recording or reproducing
Specifics of the amplifier
Reexamination Certificate
active
07046468
ABSTRACT:
The present invention provides a semiconductor integrated circuit capable of reducing a circuit area and a magnetic storage device using the same. The circuit in the present invention is provided with a single-stage output transistor for supplying write current to a magnetic head, a current source for outputting reference current of the write current, a diode-connected NMOS transistor for converting the current to gate voltage and having a certain device size ratio to the output transistor, a regulator circuit for transmitting gate voltage of the NMOS transistor and reducing output impedance, and a CMOS circuit for setting power supply voltage to an output of the regulator circuit and controlling the gate voltage of the output transistor. Then, this circuit is applied as a write circuit in a magnetic storage device.
REFERENCES:
patent: 6114905 (2000-09-01), Hashimoto et al.
patent: 6163218 (2000-12-01), Hashimoto et al.
patent: 6218903 (2001-04-01), Hashimoto et al.
patent: 6222780 (2001-04-01), Takahashi
patent: 6335901 (2002-01-01), Morita et al.
patent: 6414806 (2002-07-01), Gowda et al.
patent: 6477090 (2002-11-01), Yamaki et al.
patent: 6515519 (2003-02-01), Miyazaki et al.
patent: 6659352 (2003-12-01), Asada et al.
patent: 6754133 (2004-06-01), Morita et al.
patent: 6781423 (2004-08-01), Knoedgen
patent: 6879188 (2005-04-01), Miyazaki et al.
patent: 6963298 (2005-11-01), Otsuka et al.
patent: 2003/0142432 (2003-07-01), Yoshizawa et al.
patent: 5-152926 (1993-06-01), None
patent: 8-107344 (1996-04-01), None
patent: 2000-260186 (2000-09-01), None
patent: 2002-290230 (2002-10-01), None
2000 IEEE International Solid-State Circuits Conference Digest of Technical Papers, “A 550 Mb/s GMR Read-Write Amplifier Using 0.5um 5 V CMOS Process”, Lam et al, pp. 358-359.
Kawashimo Tatsuya
Yagyu Masayoshi
Yamashita Hiroki
Yuuki Fumio
Hudspeth David
Mattingly ,Stanger ,Malur & Brundidge, P.C.
Tzeng Fred F.
LandOfFree
Semiconductor integrated circuit and magnetic storage device... does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Semiconductor integrated circuit and magnetic storage device..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Semiconductor integrated circuit and magnetic storage device... will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-3555256