Electricity: electrical systems and devices – Safety and protection of systems and devices – Load shunting by fault responsive means
Reexamination Certificate
2008-03-03
2010-06-01
Fureman, Jared J (Department: 2836)
Electricity: electrical systems and devices
Safety and protection of systems and devices
Load shunting by fault responsive means
Reexamination Certificate
active
07729096
ABSTRACT:
A semiconductor integrated circuit having an ESD protection circuit enhancing a durability against thermal destruction is provided. The semiconductor integrated circuit configured by a plurality of MOSFETs each having an SOI structure formed on a silicon substrate includes a functional circuit having an external connection signal terminal, a pair of power terminals and at least one of the MOSFETs. The semiconductor integrated circuit also includes at least one ESD protection circuit having a first terminal and a second terminal connected to the signal terminal and the power terminals, respectively. The ESD protection circuit includes at least one first MOSFET of the MOSFETs formed on the silicon substrate. The first MOSFET has a drain connected to the first terminal, a gate connected to the second terminal, and a source connected to the second terminal. The at least one ESD protection circuit also includes at least one second MOSFET of the MOSFETs formed adjacent to the first MOSFET on the silicon substrate. The second MOSFET has a gate connected to the first terminal and the same conductivity type as the first MOSFET.
REFERENCES:
patent: 4989057 (1991-01-01), Lu
patent: 5828106 (1998-10-01), Sato
patent: 02-097066 (1990-04-01), None
patent: 09-064198 (1997-03-01), None
patent: 2001-144191 (2001-05-01), None
patent: 2002-076131 (2002-03-01), None
patent: 2002-324842 (2002-11-01), None
patent: 2005-093802 (2005-04-01), None
patent: 2006-086239 (2006-03-01), None
patent: 2006-270027 (2006-10-01), None
A. Salman et al., “ESD Protection for SOI Technology using an Under-The-Box (Substrate) Diode Structure”, AMD, EOS/ESD symp., 4B.2, 2004.
Brooks Angela
Fureman Jared J
Oki Semiconductor Co., Ltd.
Rabin & Berdo P.C.
LandOfFree
Semiconductor integrated circuit does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Semiconductor integrated circuit, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Semiconductor integrated circuit will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-4246322