Television – Camera – system and detail – Combined image signal generator and general image signal...
Reexamination Certificate
2006-06-13
2006-06-13
Vu, Ngoc-Yen (Department: 2612)
Television
Camera, system and detail
Combined image signal generator and general image signal...
C348S312000, C326S096000, C327S037000
Reexamination Certificate
active
07061530
ABSTRACT:
Even when variation in transistor characteristic, resistance or the like occurs during manufacturing, a noise component is always minimized. Each of k clock phase difference generating circuits16–18shifts a phase of a basic clock signal ADCK1by a specified different value to obtain a clock signal ADCK2and supplies the clock signal ADCK2to an A/D converter. A k counter19successively selects the clock phase difference generating circuits16–18and stores a noise component in an output of the A/D converter measured by a noise measuring circuit27in a corresponding register. A comparator25compares k noise components and obtains the number j of the clock phase difference generating circuit giving a minimum value. A selection circuit26fixedly selects only the j-th clock phase difference generating circuit. Thus, even when variation in the transistor characteristics or resistance occurs in each device in a manufacturing stage, the clock signal ADCK2obtained by shifting the phase of the basic clock signal ADCK1can be supplied to the A/D converter so that a noise component is minimized for each device.
REFERENCES:
patent: 4268793 (1981-05-01), Amazawa et al.
patent: 5838372 (1998-11-01), Wood
patent: 5883830 (1999-03-01), Hirt et al.
patent: 6160578 (2000-12-01), Carroll et al.
patent: 6448825 (2002-09-01), Le Cornec et al.
patent: 6522359 (2003-02-01), Yamashita
patent: 2001/0047127 (2001-11-01), New et al.
patent: 2005/0219086 (2005-10-01), Piasecki et al.
patent: 03075976 (1991-03-01), None
patent: A6283999 (1994-10-01), None
patent: 08265153 (1996-10-01), None
patent: 2000196451 (2000-07-01), None
Official Translation of Japanese Publ. No. 06-283999.
Sharp Kabushiki Kaisha
Villecco John M.
Vu Ngoc-Yen
LandOfFree
Semiconductor integrated circuit does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Semiconductor integrated circuit, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Semiconductor integrated circuit will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-3684385