Electricity: electrical systems and devices – Safety and protection of systems and devices – Load shunting by fault responsive means
Reexamination Certificate
2006-03-14
2006-03-14
Sircus, Brian (Department: 2836)
Electricity: electrical systems and devices
Safety and protection of systems and devices
Load shunting by fault responsive means
C361S093900
Reexamination Certificate
active
07012792
ABSTRACT:
A semiconductor integrated circuit of the present invention has an output field-effect transistor formed on a main surface of a semiconductor substrate; an overcurrent detection circuit detecting an overcurrent of the output field-effect transistor; and an overcurrent limiting circuit which is connected between the gate electrode terminal and the source electrode terminal of the output field-effect transistor, controls the detected current of the overcurrent detection circuit and varies its output voltage according to variation in threshold voltage of the output field-effect transistor.
REFERENCES:
patent: 4551779 (1985-11-01), Murakami et al.
patent: 4893158 (1990-01-01), Mihara et al.
patent: 5444591 (1995-08-01), Chokhawala et al.
patent: 5621601 (1997-04-01), Fujihira et al.
patent: 5724218 (1998-03-01), Tihanyi
patent: 6538480 (2003-03-01), Takada et al.
patent: 3821 065 (1989-01-01), None
patent: 1-282858 (1989-11-01), None
Muirhead and Saturnelli LLC
NEC Electronics Corporation
Nguyen Danny
Sircus Brian
LandOfFree
Semiconductor integrated circuit does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Semiconductor integrated circuit, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Semiconductor integrated circuit will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-3531543