Electricity: electrical systems and devices – Safety and protection of systems and devices – Load shunting by fault responsive means
Reexamination Certificate
2011-08-23
2011-08-23
Salce, Patrick (Department: 2836)
Electricity: electrical systems and devices
Safety and protection of systems and devices
Load shunting by fault responsive means
C361S091100, C361S111000, C361S091200
Reexamination Certificate
active
08004805
ABSTRACT:
A semiconductor integrated circuit includes an external pad, a ground line, a first protection circuit between the external pad and the ground line, and a second protection circuit between the external pad and the ground line. The second protection circuit is formed by a first protection element, a second protection element, and a resistor. With this structure, the resistance value of the resistor is set to an arbitrary value, so that an unnecessary current which would be generated at the time of power-off of the LSI can be decreased to a value which does not deteriorate the reliability of the LSI.
REFERENCES:
patent: 5477413 (1995-12-01), Watt
patent: 6469325 (2002-10-01), Ishizuka et al.
patent: 6507469 (2003-01-01), Andoh
patent: 6671146 (2003-12-01), Hashimoto et al.
patent: 6861680 (2005-03-01), Ker et al.
patent: 7187527 (2007-03-01), Su et al.
patent: 7333310 (2008-02-01), McClure
patent: 7719806 (2010-05-01), Boyd et al.
patent: 7755870 (2010-07-01), Arai et al.
patent: 2004/0033638 (2004-02-01), Bader et al.
patent: 2004/0124473 (2004-07-01), Maloney et al.
patent: 2006/0050453 (2006-03-01), Duvvury et al.
patent: 2006/0114629 (2006-06-01), Wu et al.
patent: 2007/0058461 (2007-03-01), Morii
patent: 2008/0158749 (2008-07-01), Kwak et al.
patent: 2008/0259512 (2008-10-01), Moon
patent: 1744310 (2006-03-01), None
patent: WO 02/33760 (2002-04-01), None
Chinese Office Action, w/ English translation thereof, issued in Chinese Patent Application No. CN 200810212656.4 dated Mar. 2, 2011.
Japanese Notice of Reasons for Rejection, with English Translation, issued in Japanese Patent Application No. JP 2003-175716, mailed Jun. 16, 2009.
Arai Katsuya
Kogami Toshihiro
Yabu Hiroaki
McDermott Will & Emery LLP
Panasonic Corporation
Salce Patrick
LandOfFree
Semiconductor integrated circuit does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Semiconductor integrated circuit, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Semiconductor integrated circuit will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-2796951