Semiconductor device manufacturing: process – Making device or circuit responsive to nonelectrical signal
Reexamination Certificate
2008-11-14
2010-12-07
Smith, Bradley K (Department: 2894)
Semiconductor device manufacturing: process
Making device or circuit responsive to nonelectrical signal
C438S057000, C438S073000, C257S431000
Reexamination Certificate
active
07846758
ABSTRACT:
A semiconductor imaging device includes a photodetection region formed of a diffusion region of a first conductivity type formed in an active region of a silicon substrate at a first side of a gate electrode such that a top part thereof is separated from a surface of the silicon substrate and such that an inner edge part invades underneath a channel region right underneath the gate electrode, a shielding layer formed of a second conductivity type at a surface of the silicon substrate at the first side of the gate electrode such that an inner edge part thereof is aligned with a sidewall surface of the gate electrode at the first side, a floating diffusion region formed in the active region at a second side of the gate electrode, and a channel region formed right underneath said gate electrode, wherein the channel region includes a first channel region part formed adjacent to the shielding layer and a second channel region part formed adjacent to the floating diffusion region, wherein the second channel region part contains an impurity element with a concentration level lower than the impurity concentration level of the first channel region part.
REFERENCES:
patent: 5181093 (1993-01-01), Kawaura
patent: 5268587 (1993-12-01), Murata et al.
patent: 6023081 (2000-02-01), Drowley et al.
patent: 6136629 (2000-10-01), Sin
patent: 6504193 (2003-01-01), Ishiwata et al.
patent: 6690423 (2004-02-01), Nakamura et al.
patent: 6724022 (2004-04-01), Yoshida
patent: 7030433 (2006-04-01), Mimuro et al.
patent: 7329557 (2008-02-01), Mimuro et al.
patent: 2004/0108502 (2004-06-01), Nakamura et al.
patent: 2004/0165092 (2004-08-01), Tanaka et al.
patent: 2004/0188727 (2004-09-01), Patrick
patent: 2005/0001248 (2005-01-01), Rhodes
patent: 2005/0082631 (2005-04-01), Mimuro et al.
patent: 2005/0280054 (2005-12-01), Park et al.
patent: 2006/0158538 (2006-07-01), Rhodes et al.
patent: 1 450 410 (2004-08-01), None
patent: 1 524 697 (2005-04-01), None
patent: 1 450 410 (2006-04-01), None
patent: 1 681 721 (2006-07-01), None
patent: 1 524 697 (2006-10-01), None
patent: 1 681 721 (2007-05-01), None
patent: 10-200086 (1998-07-01), None
patent: 11-274450 (1999-10-01), None
patent: 11-284166 (1999-10-01), None
patent: 2000-091551 (2000-03-01), None
patent: 2001-15727 (2001-01-01), None
patent: 2005-123395 (2005-05-01), None
patent: 2003-0046924 (2003-06-01), None
Office Action mailed Nov. 25, 2008 issued in Japanese Patent Application No. 2005-220131.
Ikuko Inoue et al., “Low-Leakage-Current and Low-Operating-Voltage Buried Photodiode for a CMOS Imager”, IEEE Transactions on Electron Devices, pp. 43-47, vol. 50, No. 1, Jan. 2003.
Korean Office Action mailed Oct. 25, 2006, issued in corresponding Korean Application No. 10-2005-0105215.
European Search Report dated Aug. 2, 2007, issued in corresponding European Patent Application No. 05 25 6468.
Belousov Alexander
Fujitsu Semiconductor Limited
Smith Bradley K
Westerman Hattori Daniels & Adrian LLP
LandOfFree
Semiconductor imaging device and fabrication process thereof does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Semiconductor imaging device and fabrication process thereof, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Semiconductor imaging device and fabrication process thereof will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-4223623