Fishing – trapping – and vermin destroying
Patent
1996-05-29
1997-12-16
Niebling, John
Fishing, trapping, and vermin destroying
437919, 437 52, H01L 2170
Patent
active
056984634
ABSTRACT:
On the principal surface of an Si semiconductor substrate, a field oxide film is formed defining an active region. On the active region, an insulated gate structure is formed including a gate oxide film and a polycrystalline Si layer. At the same time, a lower capacitor electrode of the polycrystalline Si layer is formed on the field oxide film. The surface of the polycrystalline layer is oxidized to form an insulating film. Another polycrystalline Si layer is deposited covering the insulating film. A mask is formed over the lower capacitor electrode. By using this mask as an etching mask, anisotropic etching is performed to leave an upper capacitor electrode and side wall spacers on the side walls of the gate electrode and lower capacitor electrode.
REFERENCES:
patent: 4753898 (1988-06-01), Parrillo et al.
patent: 5173437 (1992-12-01), Chi
patent: 5218511 (1993-06-01), Nariani
patent: 5356826 (1994-10-01), Natsume
patent: 5500387 (1996-03-01), Tung et al.
patent: 5576240 (1996-11-01), Rodosevich et al.
S. Wolf Ph.D., "MOS Devices and NMOS Process Integration", Silicon Processing for The VLSI Era, Vol. 2: Process Integration, Lattice Press, Sunset Beach, California, 1990, pp. 354-361.
Chang Joni Y.
Niebling John
Yamaha Corporation
LandOfFree
Semiconductor IC with FET and capacitor having side wall spacers does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Semiconductor IC with FET and capacitor having side wall spacers, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Semiconductor IC with FET and capacitor having side wall spacers will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-205441