Semiconductor fabrication employing a spacer metallization techn

Details Semiconductor fabrication employing a spacer metallization techn Semiconductor fabrication employing a spacer metallization techn

1997-05-02

1999-11-30

Hardy, David B.

Active solid-state devices (e.g., transistors, solid-state diode

Combined with electrical contact or lead

Of specified configuration

438666, H01L 23528

Patent

active

059947799

ABSTRACT:
An integrated circuit fabrication process is provided in which an interconnect having a least one vertical sidewall surface is formed. The interconnect thusly formed allows for higher packing density within the ensuring integrated circuit since the interconnect requires less space to accommodate the same current density as an interconnect having sloped (i.e., non-vertical) sidewall surfaces. A semiconductor topography is provided which includes transistors arranged upon and within a silicon-based substrate. A first interlevel dielectric is deposited across the semiconductor topography, and portions of the dielectric are removed to form vias to select portions of the transistors. Conductive plugs are formed exclusively within the vias. An insulating material patterned with vertical sidewall surfaces is then formed across the first interlevel dielectric and a portion of the plugs. The insulating material is then patterned. Conductive material is then deposited across the patterned insulating material, the plug upper surfaces, and the first interlevel dielectric. A portion of the conductive material is anisotropically removed to form interconnects which are laterally adjacent to the sidewall surfaces of the insulating material. Each interconnect includes two surfaces, one of which is vertical to the underlying topography and the other of which extends a distance from the fist surface and links with an upper region of the surface in an arcuate pattern. The first lateral surface of the interconnect is directly adjacent to a sidewall surface of the insulating material and is therefore intended to be vertical. The second lateral surface extends a distance from the first lateral surface, constrained the limitations of deposition and not lithography.

REFERENCES:
patent: 5585307 (1996-12-01), Yoo
patent: 5888896 (1999-03-01), Givens

Affiliated with

Also associated with

Rating

Semiconductor fabrication employing a spacer metallization techn does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Semiconductor fabrication employing a spacer metallization techn, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Semiconductor fabrication employing a spacer metallization techn will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-1676283