Electricity: electrical systems and devices – Safety and protection of systems and devices – Load shunting by fault responsive means
Patent
1997-04-30
2000-09-26
Leja, Ronald W.
Electricity: electrical systems and devices
Safety and protection of systems and devices
Load shunting by fault responsive means
H02H 904
Patent
active
06125021&
ABSTRACT:
An integrated circuit (10) with ESD protection is provided. The integrated circuit (10) includes a clamping device (28) connected to an input pad (12) of the integrated circuit and to ground (22). The clamping device (28) limits the peak voltage of an ESD pulse applied to the input pad (12) by conducting it to ground (22). A protection device (16) is connected to an input pad (12) of the integrated circuit (10) and to ground. The protection device (16) discharges the energy of the ESD pulse to ground. The protection device (16) is coordinated with the clamping device (28) such that the clamping device (28) turns on before the protection device (16).
REFERENCES:
patent: 5140401 (1992-08-01), Ker et al.
patent: 5345357 (1994-09-01), Pianka
patent: 5400202 (1995-03-01), Metz et al.
patent: 5477407 (1995-12-01), Kobayashi et al.
patent: 5521783 (1996-05-01), Wolfe et al.
patent: 5528188 (1996-06-01), Au et al.
Chatterjee Amitava
Duvvury Charvaka
Marum Steven E.
Brady III W. James
Garner Jacqueline J.
Leja Ronald W.
Telecky Jr. Frederick J.
Texas Instruments Incorporated
LandOfFree
Semiconductor ESD protection circuit does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Semiconductor ESD protection circuit, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Semiconductor ESD protection circuit will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-2105408