Fishing – trapping – and vermin destroying
Patent
1993-03-19
1993-09-14
Quach, T. N.
Fishing, trapping, and vermin destroying
437228, 437978, 156644, 156653, 156657, H01L 2144
Patent
active
052448371
ABSTRACT:
A semiconductor metallization processing method for multi-level electrical interconnection includes: a) providing a base insulating layer atop a semiconductor wafer; b) etching a groove pathway into the base layer; c) providing a first contact through the base layer to the area to which electrical connection is to be made; d) the groove pathway being etched and the first contact being provided in a combined manner which has the groove pathway and the first contact communicating with one another; e) providing metal within the first contact and within the groove pathway, the metal provided within the first contact and groove pathway in combination defining a first metal layer, the first metal layer having an overall thickness which is sufficient to fill the first contact and groove pathway; f) planarizing the first metal layer back to the uppermost region to form a conductive metal runner within the groove pathway; g) providing an overlying layer of insulating material which is different in composition from the base layer uppermost region; h) etching through the overlying layer selectively relative to the uppermost region to provide a second contact to the conductive metal runner which overlaps the conductive metal runner and uppermost region of insulating material of the base layer, the conductive metal runner being void of surround where the second contact overlaps the conductive metal runner; and i) depositing and patterning a second metal layer atop the etched overlying layer of insulating material.
REFERENCES:
patent: 4617193 (1986-10-01), Wu
patent: 4808552 (1989-02-01), Anderson
patent: 5084414 (1992-01-01), Manley et al.
patent: 5110712 (1992-05-01), Kessler et al.
patent: 5112765 (1992-05-01), Cederbaum et al.
Carter W. Kaanta, "Dual Damascene: A ULSI Wiring Technology" Jun. 11-12, 1991 VMIC Conference, pp. 144-152.
Micron Semiconductor Inc.
Quach T. N.
LandOfFree
Semiconductor electrical interconnection methods does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Semiconductor electrical interconnection methods, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Semiconductor electrical interconnection methods will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-2026285