Semiconductor device with reduced line-to-line capacitance...

Details Semiconductor device with reduced line-to-line capacitance... Semiconductor device with reduced line-to-line capacitance...

2001-03-20

2003-04-29

Niebling, John F. (Department: 2812)

Active solid-state devices (e.g., transistors, solid-state diode

Integrated circuit structure with electrically isolated...

Including dielectric isolation means

C257S501000, C438S303000

Reexamination Certificate

active

06555892

ABSTRACT:

BACKGROUND OF THE INVENTION
1. Field of the Invention
The present invention relates to VLSI semiconductor devices and, particularly, relates to the problem of line-to-line capacitance and cross talk noise in semiconductor devices in ultra-high density circuits.
2. Description of the Related Art
The manufacturing process of integrated circuits (ICs) involves the fabrication of numerous semiconductor devices, such as insulated gate field effect transistors on a single substrate. In order to have increased integration density and improved device performance, for instance, with respect to signal processing time and power consumption, feature sizes of the semiconductor devices are steadily decreasing. Decreasing feature sizes provide a variety of advantages, such as high package density and small rise and fall times during switching of the transistors due to reduced channel length. However, these advantages may be offset by certain disadvantages such as increased resistances of interconnects and higher coupling capacitances between adjacent lines when feature sizes are further decreased. Moreover, the increased resistance and/or the increase in capacitive coupling also slow the speed at which electrical signals propagate along the interconnects. This may be generally referred to as interconnect delay.
Generally, interconnect delay begins to dominate overall device delay in devices with feature sizes, e.g., gate lengths, on the order of 0.18 &mgr;m, so that device features of 0.18 &mgr;m and smaller will result in a deteriorated device performance, thereby restricting, for example, the clock frequency of CPUs. In modern ultra-high density circuits, not only interconnect delay is an important issue, but also formation of local interconnects, i.e., connections which provide for contact to the drain and source regions of a field effect transistor. The design rules in modern integrated circuits, for example, in ultra-high density CMOS circuits, require small distances between the gate electrode and the local interconnects in the range of 10-250 nm. These distances are even smaller when slight misalignments occur in the formation of the openings for the respective local interconnects.
For the sake of clarity, a typical prior art process flow will be described with reference to
FIGS. 1
a
and
1
b
in order to detail some of the problems involved with the formation of local interconnects in modern integrated circuits. As the skilled person will easily appreciate, the figures depicting the prior art processing are merely of schematic nature, and transition and boundaries illustrated as sharp lines may not be imparted as sharp transitions in a real device. Furthermore, the description of the typical prior art process flow refers to standard manufacturing procedures without specifying typical parameter values used for these procedures, since the individual processing steps may be accordingly adapted to meet specific design requirements.
FIG. 1
a
shows a schematic cross-sectional view of a field effect transistor device at a specific manufacturing stage. In a semiconductor substrate
1
, shallow trans-isolations
2
define a transistor region. A gate electrode
4
is formed over a substrate
1
and isolated therefrom by a gate insulation layer
3
. Adjacent to the gate insulation layer
3
, lightly doped regions
5
are formed. As the skilled person will readily appreciate, the gate electrode
4
may be formed by DUV (deep ultraviolet) mask technology and, thereafter, the lightly doped regions
5
are formed by ion implantation.
FIG. 1
b
schematically shows a cross-sectional view of the field effect transistor in a more advanced manufacturing stage. Adjacent to the sidewalls of the gate electrode
4
, sidewall spacers
7
are formed and extend along a width dimension of the transistor, which is defined as the direction perpendicular to the drawing plane of FIG
1
b.
The lateral dimension of the gate electrode
4
, on the other hand, is generally referred to as the length dimension. For example, the width of the gate electrode
4
, i.e., the distance between the sidewall spacers
7
depicted in
FIG. 1
b,
is generally referred to as the gate length of the transistor. Furthermore, drain and source regions
6
are formed. Formation of the sidewall spacers
7
may be performed by deposition of a silicon dioxide or a silicon nitride or a silicon oxynitride layer and subsequent anisotropic etch. The dielectric constant “k” of these materials typically ranges from 3.9-6, depending on the type of deposition process used. After formation of the sidewall spacers
7
, the highly doped source and drain regions
6
are formed by means of ion implantation and rapid thermal annealing as is well known to the skilled person.
FIG. 1
c
shows a schematic cross-sectional view of the transistor device in a further advanced manufacturing stage. An interlayer of dielectric material
8
is formed over the structure and comprises openings
9
which at least partially expose the surface of the drain and source region, respectively. A typical process flow for forming the openings
9
and the interlayer
8
, generally referred to as Local Intercontact (LI) process sequence, typically includes the following steps. First, the interlayer of dielectric material (ILD)
8
is deposited by chemical vapor deposition (CVD) from TEOS. Next, the surface of the ILD
8
is planarized by performing a chemical mechanical polishing (CMP) process. Thereafter, the openings
9
, in form of vias or lines, are formed by using standard masking and etch techniques. As can be seen in
FIG. 1
c,
in general, minor misalignments occur during the formation of the openings
9
, so that, usually, the distances of the openings
9
to the gate electrode
4
are not exactly identical.
FIG. 1
d
schematically shows the transistor device of
FIG. 1
c
with the openings
9
filled with a metal, such as tungsten, so as to provide electrical contact to the drain and source regions
6
. Moreover, a further CMP process has been performed to level the surface of the ILD
8
and the metal in the openings
9
. As the skilled person will appreciate, a thin barrier layer (not shown) may be deposited prior to filling the openings
9
with the metal.
The distances between the gate electrode
4
and the metal in the openings
9
is in the range of 10-250 nm in modern ultra-high density semiconductor circuits. This distance may even be smaller depending on the magnitude of any misalignment occurring during the formation of the openings
9
. The parasitic capacitance formed between the metal and the gate electrode is inversely proportional to the distance between the metal and the gate electrode and, thus, the time constant for switching the transistor device increases as the distance between the metal and the gate electrode decreases. Moreover, cross talk noise between the drain and source regions and the gate electrode also increases with a decreasing distance. As a consequence, in ultra-high density semiconductor circuits, the advantages gained by steadily decreasing the transistor length, i.e., the gate length, are, at least partially, nullified by the decreasing distance between source and drain lines and the gate electrode, thereby resulting in an increased parasitic capacitance and cross talk noise therebetween.
In view of the above, there exists a need for an improved field effect transistor device having a lower capacitance between its drain and source region and the gate electrode so as to improve device performance of ultra-high density semiconductor circuits.
SUMMARY OF THE INVENTION
According to one aspect of the present invention, there is provided a field effect transistor device in an integrated circuit manufactured on a substrate, comprising a gate electrode having opposing sidewalls extending along a width direction of the transistor, the gate electrode being formed over a substrate and separated therefrom by a gate insulation layer, a drain line at least partially formed over a drain region, the drain line electrically connecting to the drain

Affiliated with

Also associated with

Rating

Semiconductor device with reduced line-to-line capacitance... does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Semiconductor device with reduced line-to-line capacitance..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Semiconductor device with reduced line-to-line capacitance... will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-3037980