Active solid-state devices (e.g. – transistors – solid-state diode – Gate arrays – With particular chip input/output means
Reexamination Certificate
2011-03-22
2011-03-22
Nguyen, Dao H (Department: 2818)
Active solid-state devices (e.g., transistors, solid-state diode
Gate arrays
With particular chip input/output means
Reexamination Certificate
active
07910956
ABSTRACT:
Methods and devices yielding an improved semiconductor device with interface circuit are disclosed. Configuring a semiconductor with parallel device features reduces process variation (e.g., lithographically-induced process variation or other defects). Embodiments of the present invention provide semiconductor devices with I/O cell device features (e.g., I/O gates or core gates) laid out in parallel. Additionally, embodiments of the present invention can allow patterning devices to be made to more exacting tolerances because some patterning devices may have a higher capability along one axis than another. Embodiments of the present invention also include a semiconductor device having like-functioned I/O cells arranged such that their layouts and rotational orientations with respect to their corresponding core remain constant. Furthermore, disclosed semiconductor devices may include at least one circuit cell having non-parallel features, where the circuit cell is arranged either within the core or within a corresponding interface circuit cell.
REFERENCES:
patent: 5300796 (1994-04-01), Shintani
patent: 5497014 (1996-03-01), Momose
patent: 5742079 (1998-04-01), Doi
patent: 5760428 (1998-06-01), Colwell et al.
patent: 5780881 (1998-07-01), Matsuda et al.
patent: 6066866 (2000-05-01), Omori
patent: 6075260 (2000-06-01), Harayama
patent: 6172547 (2001-01-01), Yokoyama
patent: 6675309 (2004-01-01), Baxter
patent: 7157338 (2007-01-01), Zommer et al.
patent: 2002/0056857 (2002-05-01), Iwasa
patent: 2004/0241915 (2004-12-01), Shoji et al.
patent: 4-163963 (1992-06-01), None
Nakayama, Keizo, “Complete Study of ASIC Devise Structure”,Design Wave Magazine(Japanese), Nov. 2003, pp. 46-54.
Office Action issued in U.S. Appl. No. 11/154,150, mailed Aug. 27, 2007, 13 pgs.
Office Action issued in U.S. Appl. No. 11/154,150, mailed Feb. 25, 2008, 18 pgs.
Office Action issued in U.S. Appl. No. 11/154,150, mailed Oct. 22, 2008, 19 pgs.
Office Action issued in U.S. Appl. No. 11/154,150, mailed, Mar. 9, 2009, 15 pgs.
Office Action issued in U.S. Appl. No. 11/154,150, mailed, Jul. 7, 2009, 15 pgs.
Kabushiki Kaisha Toshiba
Nguyen Dao H
Nguyen Tram H
Sprinkle IP Law Group
LandOfFree
Semiconductor device with interface circuit and method of... does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Semiconductor device with interface circuit and method of..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Semiconductor device with interface circuit and method of... will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-2721589