Fishing – trapping – and vermin destroying
Patent
1987-05-15
1989-05-23
James, Andrew J.
Fishing, trapping, and vermin destroying
357 71, 357 49, 357 67, 437190, 437193, 437195, 437200, H01L 2128, H01L 2348
Patent
active
048335193
ABSTRACT:
A method and apparatus are disclosed for improving step coverage of a wiring layer of a semiconductor device especially at the contact holes thereof. The inside of the contact holes are covered by a polysilicon layer deposited by chemical vapor deposition (CVD), and selectively doped with impurities having the same conductivity type as the contact region which the polysilicon layer contacts at the bottom of the contact hole. The remaining part of the contact hole is buried with SiO.sub.2, and the wiring layer is formed on it. Since the step coverage of the material deposited by CVD is very good, the disconnection at the side walls of the contact hole is avoided. Further, short circuits caused by growth of spikes of eutectic of silicon and aluminum is also avoided. If the surface of the polysilicon layer is covered with a thin film of SiO.sub.2 or Si.sub.3 N.sub.4, the material to bury the contact hole may be replaced by other materials such as polysilicon or amorphous silicon. Further, a barrier layer may be provided between the wiring layer and the polysilicon layer. This prevents the migration of aluminum over the polysilicon, so that the reliability of the wiring is further improved. The barrier layer is made from a silicide of high melting point metal or the metal itself. This improves the conduction between the contact region and the wiring layer.
REFERENCES:
patent: 3771026 (1973-11-01), Asai et al.
patent: 4329706 (1982-05-01), Crowder et al.
patent: 4526631 (1985-07-01), Silvestri et al.
patent: 4624864 (1986-11-01), Hartmann
patent: 4661832 (1987-04-01), Lechaton et al.
patent: 4715109 (1987-12-01), Bridges
Higashimoto Masayuki
Kashiwagi Shigeo
Kawano Michiari
Nakano Jun
Shimizu Osamu
Fujitsu Limited
Jackson, Jr. Jerome
James Andrew J.
LandOfFree
Semiconductor device with a wiring layer having good step covera does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Semiconductor device with a wiring layer having good step covera, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Semiconductor device with a wiring layer having good step covera will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-1733981