Semiconductor device manufacturing: process – Formation of electrically isolated lateral semiconductive... – Grooved and refilled with deposited dielectric material
Reexamination Certificate
2006-06-13
2006-06-13
Wilczewski, Mary (Department: 2822)
Semiconductor device manufacturing: process
Formation of electrically isolated lateral semiconductive...
Grooved and refilled with deposited dielectric material
C438S435000, C438S437000, C438S981000
Reexamination Certificate
active
07060588
ABSTRACT:
A semiconductor device adopting shallow trench isolation for reducing an internal stress of a semiconductor substrate. The semiconductor device is composed of a semiconductor substrate provided with a trench for isolation, and an insulating film formed to cover the trench for relaxing an internal stress of the semiconductor substrate. The insulating film includes a first portion disposed to be opposed to a bottom of the trench, and a second portion disposed to be opposed to a side of the trench. A first thickness of the first portion is different from a second thickness of the second portion.
REFERENCES:
patent: 5719085 (1998-02-01), Moon et al.
patent: 5726090 (1998-03-01), Jang et al.
patent: 5985735 (1999-11-01), Moon et al.
patent: 5989978 (1999-11-01), Peidous
patent: 6008109 (1999-12-01), Fulford et al.
patent: 6074927 (2000-06-01), Kepler et al.
patent: 6093618 (2000-07-01), Chen et al.
patent: 6121064 (2000-09-01), Lasky et al.
patent: 6221736 (2001-04-01), Gau
patent: 6248645 (2001-06-01), Matsuoka et al.
patent: 6251735 (2001-06-01), Lou
patent: 6277706 (2001-08-01), Ishikawa
patent: 6331469 (2001-12-01), Park et al.
patent: 6576558 (2003-06-01), Lin et al.
patent: 6627514 (2003-09-01), Park et al.
patent: 6740592 (2004-05-01), Doong
patent: 6794269 (2004-09-01), Gopalan et al.
patent: 2002/0001917 (2002-01-01), Park
patent: 2002/0022340 (2002-02-01), Lin et al.
patent: 2003/0181022 (2003-09-01), Mehrad et al.
patent: 61-239640 (1986-10-01), None
patent: 06-163681 (1994-06-01), None
patent: 11-003936 (1999-01-01), None
patent: 11-214497 (1999-08-01), None
patent: 2001144170 (2001-05-01), None
patent: 2001008560 (2001-02-01), None
patent: 336344 (1998-07-01), None
Elpida Memory Inc.
Hayes & Soloway P.C.
Thomas Toniae M.
Wilczewski Mary
LandOfFree
Semiconductor device using shallow trench isolation and... does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Semiconductor device using shallow trench isolation and..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Semiconductor device using shallow trench isolation and... will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-3616178