Semiconductor device manufacturing: process – Forming bipolar transistor by formation or alteration of... – Washed emitter
Reexamination Certificate
2007-05-29
2007-05-29
Lebentritt, Michael (Department: 2812)
Semiconductor device manufacturing: process
Forming bipolar transistor by formation or alteration of...
Washed emitter
Reexamination Certificate
active
11033279
ABSTRACT:
There is disclosed a method of fabricating TFTs having reduced interconnect resistance by having improved contacts to source/drain regions. A silicide layer is formed in intimate contact with the source/drain regions. The remaining metallization layer is selectively etched to form a contact pad or conductive interconnects.
REFERENCES:
patent: 4672419 (1987-06-01), McDavid
patent: 4788160 (1988-11-01), Havemann et al.
patent: 4890141 (1989-12-01), Tang et al.
patent: 4954855 (1990-09-01), Mimura et al.
patent: 5001082 (1991-03-01), Goodwin-Johansson
patent: 5121186 (1992-06-01), Wong et al.
patent: 5187122 (1993-02-01), Bonis
patent: 5286659 (1994-02-01), Mitani et al.
patent: 5313076 (1994-05-01), Yamazaki et al.
patent: 5338702 (1994-08-01), Kobeda et al.
patent: 5474941 (1995-12-01), Mitani et al.
patent: 5508209 (1996-04-01), Zhang et al.
patent: 5543636 (1996-08-01), Yamazaki
patent: 5567966 (1996-10-01), Hwang
patent: 5576556 (1996-11-01), Takemura et al.
patent: 5583369 (1996-12-01), Yamazaki et al.
patent: 5620906 (1997-04-01), Yamaguchi et al.
patent: 5644147 (1997-07-01), Yamazaki et al.
patent: 5659194 (1997-08-01), Iwamatsu et al.
patent: 5691561 (1997-11-01), Goto
patent: 5696386 (1997-12-01), Yamazaki
patent: 5818068 (1998-10-01), Sasaki et al.
patent: 5946561 (1999-08-01), Yamazaki et al.
patent: 6049092 (2000-04-01), Konuma et al.
patent: 6051494 (2000-04-01), Iwamatsu et al.
patent: 6074900 (2000-06-01), Yamazaki et al.
patent: 6271066 (2001-08-01), Yamazaki et al.
patent: 6335555 (2002-01-01), Takemura et al.
patent: 6355512 (2002-03-01), Yamazaki et al.
patent: 6448612 (2002-09-01), Miyazaki et al.
patent: 6455875 (2002-09-01), Takemura et al.
patent: 6512296 (2003-01-01), Gauthier, Jr. et al.
patent: 6562672 (2003-05-01), Yamazaki et al.
patent: 6624443 (2003-09-01), Tanabe et al.
patent: 6649976 (2003-11-01), Iwamatsu et al.
patent: 6964890 (2005-11-01), Yamazaki et al.
patent: 0 493 113 (1992-07-01), None
patent: 0 519 692 (1992-12-01), None
patent: 0 613 177 (1994-08-01), None
patent: 05-055573 (1993-03-01), None
patent: 06-061177 (1994-03-01), None
patent: 06-089905 (1994-03-01), None
patent: 06-244370 (1994-09-01), None
patent: 07-169974 (1995-07-01), None
patent: 07-169975 (1995-07-01), None
patent: 07-218932 (1995-08-01), None
patent: 07-231091 (1995-08-01), None
patent: 07-273346 (1995-10-01), None
patent: 07-283400 (1995-10-01), None
patent: 07-326768 (1995-12-01), None
Office Action (Application No. 08-307443) with partial translation, Oct. 5, 2004, 7 pages.
Fujimoto Etsuko
Ohtani Hisashi
Isaac Stanetta
Lebentritt Michael
Semiconductor Energy Laboratory Co,. Ltd.
LandOfFree
Semiconductor device that includes a silicide region that is... does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Semiconductor device that includes a silicide region that is..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Semiconductor device that includes a silicide region that is... will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-3752335