Data processing: measuring – calibrating – or testing – Testing system – Of circuit
Reexamination Certificate
2005-07-26
2005-07-26
Assouad, Patrick (Department: 2857)
Data processing: measuring, calibrating, or testing
Testing system
Of circuit
C702S125000, C714S744000, C324S763010
Reexamination Certificate
active
06922650
ABSTRACT:
Data on a period longer than the test cycle period concerned in a high-speed pattern test is preset in a period data storage41, then a flag1is set in a cycle stretch setting part16E of a pattern-generation memory16at an address position where to execute cycle stretch, then a high-speed pattern test signal is applied, and when the flag1is read out by an address from an address counter14, a switching part42is controlled to switch data read out of a test cycle memory34to data set in a setting register44for application to a test cycle generator36, thereby lengthening the test cycle period.
REFERENCES:
patent: 5796748 (1998-08-01), Housako et al.
patent: 5854796 (1998-12-01), Sato
patent: 5982682 (1999-11-01), Nevill et al.
patent: 6055209 (2000-04-01), Abo
patent: 6108793 (2000-08-01), Fujii et al.
patent: 6374378 (2002-04-01), Takano et al.
patent: 6391667 (2002-05-01), Hashimoto
patent: 6502216 (2002-12-01), Takano
patent: 6591385 (2003-07-01), Krech et al.
patent: 19900974 (1999-09-01), None
patent: 200151021 (2001-02-01), None
Advantest Corporation
Assouad Patrick
Gallagher & Lathrop
Lathrop, Esq. David N.
LandOfFree
Semiconductor device tester and its method does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Semiconductor device tester and its method, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Semiconductor device tester and its method will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-3410311