Semiconductor device manufacturing: process – Packaging or treatment of packaged semiconductor – Insulative housing or support
Reexamination Certificate
2007-11-19
2010-06-08
Picardat, Kevin M (Department: 2822)
Semiconductor device manufacturing: process
Packaging or treatment of packaged semiconductor
Insulative housing or support
C438S107000, C438S121000, C438S666000
Reexamination Certificate
active
07732260
ABSTRACT:
A method and an apparatus for improving the delivery and filtering of power to a semiconductor device is disclosed by organizing out interconnects (pins, balls, pads or other interconnects) used to carry power in a striped configuration that shortens the conductive path required between a power source and a semiconductor device and that reduces the resistance of that conductive path.
REFERENCES:
patent: 5061989 (1991-10-01), Yen et al.
patent: 5994766 (1999-11-01), Shenoy et al.
patent: 6037677 (2000-03-01), Gottschall et al.
patent: 6448639 (2002-09-01), Ma
patent: 6630737 (2003-10-01), Zhao et al.
Blakely , Sokoloff, Taylor & Zafman LLP
Intel Corporation
Picardat Kevin M
LandOfFree
Semiconductor device power interconnect striping does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Semiconductor device power interconnect striping, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Semiconductor device power interconnect striping will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-4171911