Patent
1984-10-30
1986-05-13
Carroll, James J.
357 238, 357 41, 357 43, 357 88, H01L 2978, H01L 2702
Patent
active
045890048
ABSTRACT:
A semiconductor device comprising a high voltage withstanding vertical MOSFET and a low voltage withstanding element both formed on a single chip. A buried layer of a high impurity concentration is formed in a region where the vertical MOSFET is formed, and another buried layer of a high impurity concentration is formed in a region where the low voltage withstanding element is formed. These buried layers have different thickness, whereby the series resistance of a circuit adjacent to the vertical MOSFET is reduced without lowering the withstand voltage of the vertical MOSFET.
REFERENCES:
patent: 4007478 (1977-02-01), Yagi
patent: 4202006 (1980-05-01), Khajezadeh
patent: 4225877 (1980-09-01), Miles et al.
patent: 4258379 (1981-03-01), Watanabe et al.
patent: 4366495 (1982-12-01), Goodman et al.
patent: 4376286 (1983-03-01), Lidow et al.
patent: 4402003 (1983-08-01), Blanchard
F. Barson, "Integrated Complementary Field-Effect and Bipolar Transistor Process", IBM Technical Disclosure Bulletin, vol. 17 (1974) pp. 86-87.
Hiraki Shun-ichi
Miyagawa Masafumi
Yasuda Seiji
Yonezawa Toshio
Carroll James J.
Tokyo Shibaura Denki Kabushiki Kaisha
LandOfFree
Semiconductor device monolithically comprising a V-MOSFET and bi does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Semiconductor device monolithically comprising a V-MOSFET and bi, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Semiconductor device monolithically comprising a V-MOSFET and bi will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-1773038