Pulse or digital communications – Receivers
Reexamination Certificate
2009-06-10
2010-12-21
Ghayour, Mohammad H (Department: 2611)
Pulse or digital communications
Receivers
C327S108000, C327S540000
Reexamination Certificate
active
07856072
ABSTRACT:
An object of the present invention is to reduce jitter dependent on data patterns by an interface receiver. Another object of the present invention is to provide an LSI capable of automatically adjusting a delay time for jitter reduction so as to be able to control its setting for each device. Since the jitter dependent on the data patterns can be expected according to how the previous state is being placed, the state of data received by the receiver is held, and the timing provided to fetch input data is adjusted according to the held state and the input data. As a control mechanism lying in the receiver, for determining a delay time dependent on the form of mounting, a driver transmits and receives pulse data set at one-cycle intervals and pulse data set at two-cycle intervals as test patterns. The receiver has an automatic control mechanism for determining a delay time optimal to a system from the difference between a rising time of each of pulses different in pulse width and its falling time.
REFERENCES:
patent: 4779617 (1988-10-01), Whigham
patent: 4907230 (1990-03-01), Heller et al.
patent: 5339104 (1994-08-01), Hong
patent: 5528754 (1996-06-01), Okamoto
patent: 5621774 (1997-04-01), Ishibashi et al.
patent: 5870594 (1999-02-01), Doi et al.
patent: 5896347 (1999-04-01), Tomita et al.
patent: 5953521 (1999-09-01), Dabral et al.
patent: 6157688 (2000-12-01), Tamura et al.
patent: 6166971 (2000-12-01), Tamura et al.
patent: 6178123 (2001-01-01), Kato et al.
patent: 6247138 (2001-06-01), Tamura et al.
patent: 6317369 (2001-11-01), Kubo et al.
patent: 6356976 (2002-03-01), Ueki et al.
patent: 6480946 (2002-11-01), Tomishima et al.
patent: 6577687 (2003-06-01), Hall et al.
patent: 6661717 (2003-12-01), Gomm et al.
patent: 2002/0186717 (2002-12-01), Haq et al.
patent: 2003/0001661 (2003-01-01), Kim et al.
patent: 2004/0068682 (2004-04-01), Takei et al.
patent: 2005/0140417 (2005-06-01), Patel et al.
patent: 2006/0197559 (2006-09-01), Kang et al.
patent: 1499378 (2004-05-01), None
patent: 540115 (1993-05-01), None
patent: 1355427 (2003-10-01), None
Silva-Martinez, J, et al, “Excess phase jitter cancellatin method for SC relaxation oscillators”, Circuits and Systems, IEEE, Transactions, vol. 34, Issue 6, Jun. 1987, pp. 695-700.
Harris, D. et al, “Statistical clock skew modeling with data delay variations”, Very Large Scale Integration (VLSI) Systems, IEEE Transactions, vol. 9, Issue 6, Dec. 2001, pp. 888-898.
Gasbarro, J.A. et al, “Techniques for characterizing DRAMs with a 500 MHz interface”, Test Conference, 1994 Proceedings, International 2-6, Oct. 1994, pp. 516-525.
Funaba Seiji
Nishio Yoji
Osaka Hideki
Shoji Kazuyoshi
Elpida Memory Inc.
Ghayour Mohammad H
Hassan Sarah
Mattingly & Malur, P.C.
LandOfFree
Semiconductor device, memory device and memory module having... does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Semiconductor device, memory device and memory module having..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Semiconductor device, memory device and memory module having... will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-4184002