Semiconductor device manufacturing: process – Semiconductor substrate dicing
Reexamination Certificate
2005-05-24
2005-05-24
Thompson, Craig A. (Department: 2813)
Semiconductor device manufacturing: process
Semiconductor substrate dicing
C438S800000
Reexamination Certificate
active
06897126
ABSTRACT:
In a method of manufacturing a compound semiconductor device, individual chip patterns are projected onto a (1 0 0) surface of a GaAs wafer so that the columns and rows of the chip patterns are aligned in a direction slanting by 45 degrees with respect to a [0 1 1] direction of the GaAs wafer. The wafer is diced along this slanting direction and chipping along the edges of the individual separated chips is greatly reduced.
REFERENCES:
patent: 5182233 (1993-01-01), Inoue
patent: 5627109 (1997-05-01), Sassa et al.
patent: 5923054 (1999-07-01), Kobashi et al.
patent: 0 562 880 (1993-09-01), None
patent: 61-263124 (1986-11-01), None
patent: 62224946 (1987-10-01), None
patent: 2-192753 (1990-07-01), None
patent: 3-218050 (1991-09-01), None
patent: 5-285935 (1993-11-01), None
patent: 02192753 (1999-07-01), None
Decker, D.R., “Monolithic Microwave Integrated Circuit”, Coden MWSNA9, MSN Microwave Systems News, vol. 13, No. 7, pp. 84-92, Jul. 1983.*
Taiwan Office Action dated Jun. 12, 2003.
Asano Tetsuro
Hirata Koichi
Sakakibara Mikita
Uekawa Masahiro
Morrison & Foerster / LLP
Sanyo Electric Co,. Ltd.
Thompson Craig A.
LandOfFree
Semiconductor device manufacturing method using mask... does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Semiconductor device manufacturing method using mask..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Semiconductor device manufacturing method using mask... will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-3446008