Miscellaneous active electrical nonlinear devices – circuits – and – Specific identifiable device – circuit – or system – With specific source of supply or bias voltage
Reexamination Certificate
2006-09-12
2006-09-12
Cunningham, Terry D. (Department: 2816)
Miscellaneous active electrical nonlinear devices, circuits, and
Specific identifiable device, circuit, or system
With specific source of supply or bias voltage
C327S540000
Reexamination Certificate
active
07106129
ABSTRACT:
A threshold compensating circuit generates a bias potential VBIAS, that is, a threshold voltage of a MOS transistor offset by a given value. A gate-source voltage having compensation for variation in threshold voltage is thus applied to a transistor. By using a differential amplifier having this transistor as a current source, a voltage down-converter less susceptible to variation in threshold voltage caused by process variation and temperature can be implemented.
REFERENCES:
patent: 4636664 (1987-01-01), Craycraft et al.
patent: 4885477 (1989-12-01), Bird et al.
patent: 4926442 (1990-05-01), Bukowski et al.
patent: 5173616 (1992-12-01), Hinooka
patent: 5335203 (1994-08-01), Ishii et al.
patent: 5448200 (1995-09-01), Fernandez et al.
patent: 5701136 (1997-12-01), Huq et al.
patent: 5739712 (1998-04-01), Fujii
patent: 5898323 (1999-04-01), Suda
patent: 5920205 (1999-07-01), Bushehri et al.
patent: 6034519 (2000-03-01), Yang
patent: 6078210 (2000-06-01), Uchida et al.
patent: 6087821 (2000-07-01), Kojima
patent: 6097242 (2000-08-01), Forbes et al.
patent: 6236243 (2001-05-01), Takeshima
patent: 6320429 (2001-11-01), Yano
patent: 6445216 (2002-09-01), Bruneau et al.
patent: 6501299 (2002-12-01), Kim et al.
patent: 6529421 (2003-03-01), Marr et al.
patent: 6630859 (2003-10-01), Wang
patent: 6661713 (2003-12-01), Kuo
patent: 6750684 (2004-06-01), Lim
patent: 6844711 (2005-01-01), Sutardja et al.
patent: 6894555 (2005-05-01), Liu
patent: 6937001 (2005-08-01), Ueda
“VLSI Memory Chip Design”, Kiyoo Itoh, 2001, pp. 296-301.
“Analog Integrated Circuit Design Technology for VLSI”, vol. 2, P. R. Gray and R. G. Meyer, Dec. 1990, pp. 304-311.
“A CMOS Bandgap Reference Circuit with Sub-1-V Operation”, Hironori Banba et al., 1999, IEEE, Journal of Solid-State Circuits, vol. 34, No. 5, May 1999, pp. 670-673.
“A Precise On-Chip Voltage Generator for a Gigascale DRAM with a Negative World-Line Scheme”, Hitoshi Tanaka et al., 1999, IEEE Journal of Solid-State Circuits, vol 34, No. 8, Aug. 1999, pp. 1084-1089.
A New On-Chip Voltage Converter for Submicrometer High-Density DRAM's, Tohru Furuyama, et al., IEEE Journal of Solid-State Circuits, vol. sc-22, No. 3, Jun. 1987, pp. 437-440.
Cunningham Terry D.
McDermott Will & Emery LLP
Renesas Technology Corp.
LandOfFree
Semiconductor device less susceptible to variation in... does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Semiconductor device less susceptible to variation in..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Semiconductor device less susceptible to variation in... will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-3552455