Semiconductor device manufacturing: process – Chemical etching – Combined with the removal of material by nonchemical means
Reexamination Certificate
2006-12-12
2006-12-12
Chen, Kin-Chan (Department: 1765)
Semiconductor device manufacturing: process
Chemical etching
Combined with the removal of material by nonchemical means
C438S574000
Reexamination Certificate
active
07148145
ABSTRACT:
Polysilicon lines are formed, featuring an upper portion extending beyond the lower portion that defines the required CD. Accordingly, metal silicide layers of increased dimensions can be formed on the upper portion of the polysilicon lines so that the resulting gate structures exhibit a very low final sheet resistance. Moreover, in situ sidewall spacers are realized during the process for forming the polysilicon lines and without additional steps and/or costs.
REFERENCES:
patent: 5998285 (1999-12-01), Chou
patent: 6057576 (2000-05-01), Hsia et al.
patent: 6284613 (2001-09-01), Subrahmanyam
patent: 6395606 (2002-05-01), Huster et al.
patent: 6593618 (2003-07-01), Kamata et al.
patent: 0 991 113 (2000-04-01), None
Wolf et al., Silicon Processing for the VLSI Era, 1986, Lattice Press, vol. 1, pp. 124, 175, 182-183, 384-386, 389-390, 398-399, 407-408.
Horstmann Manfred
Stephan Rolf
Wieczorek Karsten
Advanced Micro Devices , Inc.
Chen Kin-Chan
Williams Morgan & Amerson P.C.
LandOfFree
Semiconductor device having T-shaped gate structure... does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Semiconductor device having T-shaped gate structure..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Semiconductor device having T-shaped gate structure... will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-3683516