Semiconductor device having laminated tight and coarse insulatin

Details Semiconductor device having laminated tight and coarse insulatin Semiconductor device having laminated tight and coarse insulatin

1994-10-25

1996-06-04

Brown, Peter Toby

Active solid-state devices (e.g., transistors, solid-state diode

With means to control surface effects

Insulating coating

257640, 257758, 257760, H01L 2156, H01L 2329, H01L 2331

Patent

active

055236162

ABSTRACT:
In a semiconductor device having a passivation layer, the passivation layer includes a laminated configuration formed by a plurality of tight insulating layers and a plurality of coarse insulating layers alternating with the tight insulating layers.

REFERENCES:
patent: 4543707 (1985-10-01), Ito et al.
patent: 5306946 (1994-04-01), Yamamoto
Translation of Japan Kokai Publication #04-109623 to Saito 19 pages.

Affiliated with

Also associated with

Rating

Semiconductor device having laminated tight and coarse insulatin does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Semiconductor device having laminated tight and coarse insulatin, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Semiconductor device having laminated tight and coarse insulatin will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-385892