Active solid-state devices (e.g. – transistors – solid-state diode – Combined with electrical contact or lead – Bump leads
Reexamination Certificate
2006-04-07
2010-02-09
Williams, Alexander O (Department: 2826)
Active solid-state devices (e.g., transistors, solid-state diode
Combined with electrical contact or lead
Bump leads
C257SE23023, C257SE23069, C257SE23070, C257SE25023, C257SE23063, C257SE23067, C257SE21511, C257S668000, C257S686000, C257S778000, C257S738000, C257S691000, C257S208000, C257S211000, C257S735000
Reexamination Certificate
active
07659623
ABSTRACT:
An electronic component such as a semiconductor device is provided which is capable of preventing wiring breakage in a stress concentration region of surface layer wiring lines. In a semiconductor device provided with a support ball (5), no ordinary wiring line is formed in a region (7(A)) in the vicinity of the support ball (5) and a region (7(B)) at the end of the semiconductor chip facing the support ball (5), which are the stress concentration regions of the package substrate (2). Instead, a wiring line (6(C)) is formed away from these regions or a wide wiring line is formed in these regions.
REFERENCES:
patent: 6528734 (2003-03-01), Mizunashi
patent: 6736306 (2004-05-01), Byun et al.
patent: 7446398 (2008-11-01), Niu et al.
patent: 2001/0028114 (2001-10-01), Hosomi
patent: 2002/0139571 (2002-10-01), Mizunashi
patent: 2003/0060035 (2003-03-01), Kimura et al.
patent: 2004/0070080 (2004-04-01), Pendse
patent: 2005/0056944 (2005-03-01), Pendse et al.
patent: 2005/0167831 (2005-08-01), Tsubosaki
patent: 2006/0001179 (2006-01-01), Fukase et al.
patent: 2006/0012054 (2006-01-01), Memis
patent: 2006/0049504 (2006-03-01), Corisis et al.
patent: 2006/0079020 (2006-04-01), Omizo et al.
patent: 2006/0208348 (2006-09-01), Ohsaka et al.
patent: 2006/0214299 (2006-09-01), Fairchild et al.
patent: 2007/0224729 (2007-09-01), Reiss et al.
patent: 2000-22034 (2000-01-01), None
patent: 2003-318361 (2003-11-01), None
patent: 2004-214403 (2004-07-01), None
patent: 03/017367 (2003-02-01), None
Hosokawa Koji
Tanie Hisashi
Watanabe Yuji
Elpida Memory Inc.
Sughrue & Mion, PLLC
Williams Alexander O
LandOfFree
Semiconductor device having improved wiring does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Semiconductor device having improved wiring, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Semiconductor device having improved wiring will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-4211257