Static information storage and retrieval – Floating gate – Particular connection
Reexamination Certificate
2009-07-07
2010-11-02
Tran, Andrew Q (Department: 2824)
Static information storage and retrieval
Floating gate
Particular connection
C365S185110, C365S185080, C365S185050
Reexamination Certificate
active
07826266
ABSTRACT:
A semiconductor device includes a sense amplifier and a decoder provided on a semiconductor substrate together with memory cells provided above the sense amplifier and the decoder. Each of the memory cells includes a channel region, in which current flows in a direction perpendicular to a surface of the semiconductor substrate, a charge accumulation region provided along the channel region, and an insulator film provided between the channel region and the charge accumulation region.
REFERENCES:
patent: 5432729 (1995-07-01), Carson et al.
patent: 5488579 (1996-01-01), Sharma et al.
patent: 5581498 (1996-12-01), Ludwig et al.
patent: 5590073 (1996-12-01), Arakawa et al.
patent: 5719633 (1998-02-01), Nishio et al.
patent: 5815441 (1998-09-01), Kobatake
patent: 5915167 (1999-06-01), Leedy
patent: 6002609 (1999-12-01), Shinada
patent: 6040605 (2000-03-01), Sano et al.
patent: 6104635 (2000-08-01), Ogane
patent: 6285055 (2001-09-01), Gosain et al.
patent: 6335565 (2002-01-01), Miyamoto et al.
patent: 6384435 (2002-05-01), Aratani
patent: 6392950 (2002-05-01), Ayukawa et al.
patent: 6490685 (2002-12-01), Nakamura et al.
patent: 6630731 (2003-10-01), Miyamoto et al.
patent: 6632706 (2003-10-01), Leedy
patent: 6839260 (2005-01-01), Ishii
patent: 6846703 (2005-01-01), Shimoda et al.
patent: 6909636 (2005-06-01), Chevallier
patent: 7177187 (2007-02-01), Ishii
patent: 7336519 (2008-02-01), Ishii
patent: 7570516 (2009-08-01), Ishii
patent: 2003/0206478 (2003-11-01), Ayukawa et al.
patent: 2004/0049629 (2004-03-01), Miura et al.
patent: 62-219550 (1987-09-01), None
patent: 05-006979 (1993-01-01), None
patent: 5-82787 (1993-04-01), None
patent: A-7-153286 (1995-06-01), None
patent: 11-251518 (1999-09-01), None
patent: 11-274420 (1999-10-01), None
patent: 11-175403 (2001-06-01), None
IEICE transactions, vol. E 74, pp. 130-141, 1991.
IEEE International Electron Circuit Conference, pp. 541-544, 1993.
International Solid State Circuits Conference, pp. 266-267, 1996.
Antonelli, Terry Stout & Kraus, LLP.
Hitachi , Ltd.
Tran Andrew Q
LandOfFree
Semiconductor device having global and local data lines... does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Semiconductor device having global and local data lines..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Semiconductor device having global and local data lines... will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-4251744