Semiconductor device having double metal connection layers conne

Active solid-state devices (e.g. – transistors – solid-state diode – Physical configuration of semiconductor – With peripheral feature due to separation of smaller...

Patent

Rate now

  [ 0.00 ] – not rated yet Voters 0   Comments 0

Details

257629, 437226, H01L 2358, H01L 2940

Patent

active

055593623

ABSTRACT:
In a semiconductor device having two metal connection layers formed on a scribe line area, the metal connection layers are connected to each other and further to a semiconductor substrate. The two metal connection layers are connected to each other via contact holes arranged along the scribe line area. This enhances heat dissipation and heat conductivity to allow heat to be rapidly transferred to the semiconductor substrate.

REFERENCES:
patent: 4364078 (1982-12-01), Smith et al.
patent: 4835592 (1989-05-01), Zommer
patent: 5300816 (1994-04-01), Lee et al.
patent: 5391920 (1995-02-01), Tsuji
By Tanaka, Masaki et al., "An Advanced ESD Test Method for Charged Device Model", EOS/ESD Symposium, 1992, pp. 76-87. No month.

LandOfFree

Say what you really think

Search LandOfFree.com for the USA inventors and patents. Rate them and share your experience with other people.

Rating

Semiconductor device having double metal connection layers conne does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Semiconductor device having double metal connection layers conne, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Semiconductor device having double metal connection layers conne will most certainly appreciate the feedback.

Rate now

     

Profile ID: LFUS-PAI-O-1930631

  Search
All data on this website is collected from public sources. Our data reflects the most accurate information available at the time of publication.