Semiconductor device having delay locked loop and method for...

Miscellaneous active electrical nonlinear devices – circuits – and – Signal converting – shaping – or generating – Synchronizing

Reexamination Certificate

Rate now

  [ 0.00 ] – not rated yet Voters 0   Comments 0

Details

C327S161000

Reexamination Certificate

active

07977986

ABSTRACT:
A delay locked loop includes: a control voltage generator configured to generate a voltage control signal having a voltage level corresponding to a phase difference between an external clock and a feedback clock; a voltage controlled delay line configured to generate a plurality of output signals by reflecting a different delay time on the external clock in response to the voltage control signal; an internal clock multiplexer configured to output one of the plurality of output signals as an internal clock in response to a skew information signal; a delay replica model configured to output the feedback clock by reflecting a delay of an actual clock/data path on the internal clock; and a skew information signal generator configured to generate the skew information signal.

REFERENCES:
patent: 5068628 (1991-11-01), Ghoshal
patent: 5796673 (1998-08-01), Foss et al.
patent: 6154073 (2000-11-01), Choi
patent: 6812753 (2004-11-01), Lin
patent: 6861886 (2005-03-01), Ludden et al.
patent: 7035366 (2006-04-01), Tokutome et al.
patent: 7119592 (2006-10-01), Cooper
patent: 7391244 (2008-06-01), Morche
patent: 2001/0033630 (2001-10-01), Hassoun et al.

LandOfFree

Say what you really think

Search LandOfFree.com for the USA inventors and patents. Rate them and share your experience with other people.

Rating

Semiconductor device having delay locked loop and method for... does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Semiconductor device having delay locked loop and method for..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Semiconductor device having delay locked loop and method for... will most certainly appreciate the feedback.

Rate now

     

Profile ID: LFUS-PAI-O-2627458

  Search
All data on this website is collected from public sources. Our data reflects the most accurate information available at the time of publication.